

# TERA MTA Principles of Operation

TERA Computer Company  
2815 Eastlake Ave East  
Seattle, WA 98102

November 18, 1997  
(Composite Revision: 4.263)

# Preface

This document is constantly evolving.

[[ Details that were being rethought when the document was printed appear in this type style; depending on the context, such a note indicates that additional explanatory text is needed, the design has not been thought out, or the feature being described is deprecated. ]]

# Contents

<b>1</b>	<b>Introduction</b>	<b>9</b>
1.1	Notation . . . . .	9
1.2	Data Types . . . . .	9
1.3	Storage Classes . . . . .	10
<b>2</b>	<b>Streams</b>	<b>12</b>
2.1	Stream Status Word . . . . .	12
2.2	Branches and Targets . . . . .	13
<b>3</b>	<b>Instructions</b>	<b>15</b>
3.1	Lookahead . . . . .	15
<b>4</b>	<b>Condition Codes</b>	<b>17</b>
4.1	Select Operations . . . . .	19
<b>5</b>	<b>Floating-point Arithmetic</b>	<b>20</b>
5.1	Floating-point Formats . . . . .	20
5.2	Rounding . . . . .	21
5.3	Floating-point Exceptions . . . . .	21
<b>6</b>	<b>Data Memory</b>	<b>23</b>
6.1	Data Memory Access . . . . .	23
6.2	Data Memory Address Translation . . . . .	26
6.3	M-unit Internal State . . . . .	31
6.4	Speculative Loads . . . . .	32
<b>7</b>	<b>Program Memory</b>	<b>33</b>
7.1	Program Memory Address Translation . . . . .	33
7.2	The Instruction Cache . . . . .	36
<b>8</b>	<b>Levels and Protection Domains</b>	<b>38</b>
8.1	Levels . . . . .	38

8.2	Protection Domains	38
8.3	Stream Resource Control	39
8.4	Data State Descriptor	39
8.5	Program State Descriptor	40
<b>9</b>	<b>Exceptions and Traps</b>	<b>43</b>
9.1	Exceptions	43
9.2	Traps	48
<b>10</b>	<b>Resource Counters</b>	<b>49</b>
10.1	Instruction Counter	49
10.2	Protection Domain Counters	49
10.3	Processor Counters	51
<b>11</b>	<b>Operation Descriptions</b>	<b>52</b>
11.1	Notation	52
11.2	Operation Naming Conventions	55
11.3	Pseudo-code Operators	56
	Bit Operations	56
	Clock Operations	75
	Data Memory Operations	76
	Domain Operations	83
	Exception Operations	84
	Float Operations	85
	Integer Operations	108
	Jump Operations	130
	Logical Operations	134
	No-Operation Operations	136
	Probe Operations	137
	Program Cache Operations	138
	Program Map Operations	139
	Pointer Operations	141
	Result Code Operations	146
	Rotate Operations	147
	Select Operations	148
	Shift Operations	149

Skip Operations . . . . .	151
State Control Operations . . . . .	153
Store Operations . . . . .	158
Stream Operations . . . . .	162
Resource Accounting Operations . . . . .	164
Level Manipulations Operations . . . . .	169
Unsigned Operations . . . . .	170
<b>12 Programming Examples</b>	<b>180</b>
12.1 Stream Creation . . . . .	180
12.2 Forwarding Pointers . . . . .	180
12.3 Vector Loops . . . . .	180
12.4 Doubled Precision Floating-point Arithmetic . . . . .	185
12.5 Floating-point Division and Square Root . . . . .	188
12.6 Integer Division . . . . .	190
<b>13 I/O Processor Introduction</b>	<b>194</b>
13.1 Link Status Word . . . . .	194
<b>14 I/O Operation Descriptions</b>	<b>197</b>
Initialization Operations . . . . .	197
Memory Load Stream Operations . . . . .	198
Memory Store Stream Operations . . . . .	204
HIPPI Out Stream Operations . . . . .	212
HIPPI In Stream Operations . . . . .	222
<b>15 I/O Processor Examples</b>	<b>230</b>
15.1 Loading Memory . . . . .	230
15.2 Sending Data . . . . .	231
15.3 Receiving Data . . . . .	231
15.4 Storing Memory . . . . .	232
<b>A Operation Encoding Summary</b>	<b>233</b>
A.1 M OPs . . . . .	233
A.2 MC OPs . . . . .	233
A.3 A OPs . . . . .	235
A.4 C OPs . . . . .	238

A.5 MAC OPs . . . . .	239
A.6 I OPs . . . . .	239
<b>B Processor State</b>	<b>241</b>
<b>C GF(2) Addressing Matrices</b>	<b>242</b>
C.1 Scrambling Matrices . . . . .	242
<b>Index</b>	<b>245</b>

## List of Figures

6.1 Data Mapping Logic Block Diagram . . . . .	27
7.1 Program Mapping Logic Block Diagram . . . . .	34
11.1 Data Type Prefixes . . . . .	55
11.2 Pseudo-code Operators . . . . .	57

# Structures

StreamStatusWord . . . . .	12
Operation . . . . .	15
Float64 . . . . .	20
Float32 . . . . .	20
SpecialFloat64 . . . . .	20
AccessState . . . . .	23
Pointer . . . . .	23
OperationAccessControl . . . . .	24
DataAddress . . . . .	26
DataMapEntry . . . . .	26
DomainDataAddress . . . . .	28
DomainDataTLBAddress . . . . .	28
DataControlDescriptor . . . . .	31
ProgramAddress . . . . .	33
ProgramMapEntry . . . . .	33
DomainProgramAddress . . . . .	35
ProgTlbAddr . . . . .	35
ProgL2Address . . . . .	35
L1Address . . . . .	36
L2Address . . . . .	37
DataStateDescriptor . . . . .	39
ProgramStateDescriptor . . . . .	40
ExceptionRegister . . . . .	45
ResultCode . . . . .	46
EventSelect . . . . .	49
IOPStatusWord . . . . .	194



## Enumerations

CondMask . . . . .	17
IntSelect . . . . .	19
FloatSelect . . . . .	19
RoundMode . . . . .	21
NaNResultCode . . . . .	22
FullEmptyControl . . . . .	24
Resource . . . . .	30
RetryOpCode . . . . .	31
Level . . . . .	38
Exception . . . . .	43
FloatResultCode . . . . .	46
DataResultCode . . . . .	47
CountSource . . . . .	50
ProbeControl . . . . .	138
IopStream . . . . .	195

## Chapter 1: Introduction

### 1.1 Notation

This document defines structure and enumeration data types for use by system software. An enumeration definition names the enumeration and the members, gives the integral value of each member, and may give one or more columns of commentary.

A structure definition names the structure (typically of a hardware register) and describes the fields. Fields are written using the notation “Bits *hbn-lbn*” where *hbn* is the high bit number and *lbn* is the low bit number. The width of the field is  $hbn - lbn + 1$ . Each field has a field name, a type, and one or more columns of commentary text. The field type is either a predefined type or an enumeration type declared elsewhere.

The enumeration names, enumeration members, structure names, field names, and base types all appear in the index. The enumerations and structures defined in this manual are available for use in assembly language and C programs, including the assembler and compilers themselves.

The notation used for operations and instructions is described in §11.1.

Some descriptions in this document include program fragments. Fragments are formatted so that keywords appear in bold face and comments appear in italics.

### 1.2 Data Types

The memory system can load and store eight-bit bytes, 16-bit quarterwords (2 bytes), 32-bit halfwords (4 bytes), or 64-bit words (8 bytes). Bits are numbered from right to left: the least significant bit is bit number 0.

The most important architecturally supported data types are these:

#### **bit vector**

A bit vector may be of any length and may span one or more word boundaries.

#### **signed integer**

Signed integers are interpreted in two's complement. Byte, quarterword, and halfword signed integers are sign-extended to 64 bits when they are loaded and quietly truncated to the proper length when they are stored.

#### **unsigned integer**

Byte, quarterword, and halfword unsigned integers are zero-extended to 64 bits when they are loaded and quietly truncated to the proper length when they are stored.

#### **floating point**

Floating-point numbers and operations conform to IEEE Standard 754. Single (32-bit) and double (64-bit) basic formats are supported. Support for a 128-bit floating-point format is also provided.

### 1.2 Data Types

**pointer**

A pointer has two subfields. The most significant 16 bits is the access control field, described in §6.1. The remaining 48 bits make up the address field, described in §6.2.

**instruction**

Instructions, composed of operations, are described in §3.

**stream status word**

A stream status word (ssw), contains status and control information for the instruction stream in its upper halfword and a program counter in the lower halfword. It is described in §2.1.

**resource counter**

The processor counts interesting events for accounting and performance monitoring. They are described in §10.

Several data types are derived from type Boolean, a single-bit unsigned type, where 0 is *false* and 1 is *true*. The name of each derived type is a mnemonic to help interpret what the bit controls when active—namely when it is *set*, is *true*, or is assigned 1, all of which are equivalent terms. For example, a variable of type Flag notes that an exception has occurred if it is set; a variable of type SignBit indicates a negative number if it is set.

Several other types are implicitly derived from type Uns, an unsigned datum of length at most 64 bits, as shown below:

type	width(bits)	base type	description
Reg	5	Uns	a register number
ProgramAddrUns	32	Uns	a ProgramAddress structure treated as an Uns; see §2.1
PageNumber	20	Uns	a virtual program page address
ProgFrame	17	Uns	a physical memory offset
DataAddrUns	48	Uns	a DataAddress treated as an Uns; see §6.1
DataSegment	20	Uns	a virtual data segment number
SegmentOffset	15	Uns	an offset into a virtual data segment
DataFrame	19	Uns	a physical memory offset specified as a frame number or a physical memory frame number

### 1.3 Storage Classes

Each stream has available a number of different kinds of storage.

- There is a large amount of memory, all of it potentially available to any stream on any processor in the system. Data memory units adjacent to the referencing stream's processor have relatively low latency. This adjacent data memory is referred to as "local" and is currently used only to store instructions, data maps, and program maps for the local processor. Most

data memory accesses are distributed across the entire system. The part of data memory that stores instructions for its processor, is sometimes called "program memory". Every word in data memory has a four-bit access state, which modifies the behavior of memory references to any part of the word: see §6.1.

- The 31 general-purpose registers are used as the sources and destination for almost all operations. Register 0 always reads as 64 bits of 0, and values written into it are discarded.
- The stream status word (ssw) contains condition codes, the trap mask, the mode, and the program counter. The ssw is described in §2.1.
- The eight target registers contain program addresses and are used as arguments for branch operations; Target 0 points to the trap handler. See §2.2.
- The exception register flags the exception(s) that have been detected and raised. A raised exception will cause a trap if the trap is not disabled by the appropriate bit in the trap mask of the stream status word. The exception register also contains the register poison flags. See §9.1.
- The result code register describes exceptional result values from the function units: see §9.1.
- The trap registers are used by the trap handler to save the state of the trapping stream. The trap registers are described in §9.2.

## Chapter 2: Streams

Each physical processor supports a variable number of instruction streams, or streams for short. Each stream appears to be (and is programmed like) a wide-instruction RISC processor. The processor hardware selects streams for execution and executes a single instruction from each in turn. Streams are allocated, created, and destroyed dynamically; the active streams are multiplexed by the processor hardware onto a single set of pipelined functional units.

Streams may be active or idle. An active stream competes with other streams to issue instructions, while idle streams do not. A stream is activated and initialized with a skeleton execution environment by the unprivileged `STREAM.CREATE` operation. Unprivileged `STREAM.RESERVE` operations are used to reserve a number of idle streams for subsequent activation by `STREAM.CREATE`. The `STREAM.QUIT` operation returns a stream that executes it to the idle state.

A stream executes at one of four privilege levels: user, supervisor, kernel, or IPL. The privilege level of a stream determines the operations it may execute and the kinds of memory access it is permitted. Levels are described further in §8.1.

Each active stream in a processor belongs to one of sixteen protection domains. A protection domain has registers that limit the number of streams it can contain and define the memory accesses available to its streams. Protection domains are described in more detail in §8.2.

### 2.1 Stream Status Word

The stream status word (ssw) is shown below. The ssw contains the condition codes from the most recent four “`_TEST`” operations; a trap mask which selectively disables traps from raised exceptions; a mode field describing how arithmetic, memory references, and lookahead are to be done; and a program counter containing the address of the instruction being executed.

Bits	Wd	Field Name	Type	Description
<i>StreamStatusWord: Condition Vector</i>				
63-61	3	cc_3	CondCode	condition code <code>CV<sub>3</sub></code> : result from fourth most recent <code>_TEST</code> operation; see §4
60-58	3	cc_2	CondCode	condition code <code>CV<sub>2</sub></code> : result from third most recent <code>_TEST</code> operation; see §4
57-55	3	cc_1	CondCode	condition code <code>CV<sub>1</sub></code> : result from second most recent <code>_TEST</code> operation; see §4
54-52	3	cc_0	CondCode	condition code <code>CV<sub>0</sub></code> : result from most recent <code>_TEST</code> operation; see §4

Stream Status Word

*StreamStatusWord: Trap Mask*

51	1	hardware_trap_- disable	Boolean	disable hardware traps
50	1	system_trap_- disable	Boolean	disable system traps
49	1	domain_signal_- trap_disable	Boolean	disable domain signal traps
48	1	user_trap_disable	Boolean	disable user traps
47-45	3	0		<i>reserved</i>
44	1	float_invalid_- trap_disable	Boolean	disable float invalid trap
43	1	float_zero_div_- trap_disable	Boolean	disable float zero divide trap
42	1	float_overflow_- trap_disable	Boolean	disable float overflow trap
41	1	float_underflow_- trap_disable	Boolean	disable float underflow trap
40	1	float_inexact_- trap_disable	Boolean	disable float inexact trap

*StreamStatusWord: Mode*

39	1	0		<i>reserved</i>
38	1	ssw_override	Boolean	disables all traps, lookahead, and the instruction counter; allows some memory operations to retry forever: see §9.2
37	1	spec_load_enable	Boolean	allows loads to be speculative; see §6.4
36	1	unaligned_data_- enable	Boolean	prevents unaligned data from raising the data_alignment exception: see §6.1
35	1	lookahead_disable	Boolean	disables lookahead, so that each memory operation finishes before the next instruction is issued; see §3.1.
34	1	count_disable	Boolean	disables the instruction counter; see §10
33-32	2	round_mode	RoundMode	floating-point rounding mode; see §5.2

*StreamStatusWord: Program Counter*

31-0	32	pc	ProgramAddrUns	the program counter
------	----	----	----------------	---------------------

The field “pc”, shown here as a type ProgramAddrUns, is actually a structure of type ProgramAddress, used in program address translation; see §7.1.

## 2.2 Branches and Targets

There are two major families of branch operations. The JUMP family is intended for general long-distance transfers including subroutine calls. The SKIP family adds a small positive offset to the

### 2.2 Branches and Targets

program counter and is intended for the short forward transfers needed in if-then-else situations. The JUMP and SKIP families have variants for terminating lookahead if the branch is or is not taken: see §3.1.

Jumps are performed in two distinct operations. First, a TARGET operation loads a target register with a program address. Second, the JUMP operation is executed, conditionally setting the `ssw.pc` to the contents of the specified target register. Separating these two concerns lets the processor prefetch instructions down an execution path that may be taken in the future. Loading target registers with invalid addresses will not raise an exception unless and until the target register is used in a successful JUMP operation.

There are eight target registers. Each target register contains a program counter; see §2.1. Target register T0 is reserved for the address of the trap handler. It is automatically exchanged with the `ssw.pc` on a trap, and can be written by unprivileged streams (unless the “`priv_t0`” bit in the program state of the protection domain prohibits it). When a target register is loaded, the program cache attempts to prefetch the line containing the new address; see §7.2.

## Chapter 3: Instructions

Every instruction is 64 bits long, and generally contains four fields describing lookahead, an M-operation, an A-operation, and a C-operation. These fields are shown here.

Bits	Wd	Field Name	Type	Description
<i>Operation</i>				
63-61	3	la	Uns	lookahead
60-47	14	Mop	Uns	M-operation
46-21	26	Aop	Uns	A-operation
20-0	21	Cop	Uns	C-operation

The lookahead field is used to control M-unit operation overlap and is described in §3.1. In general, an M-unit operation (M-operation) accesses memory in some way, an A-unit operation (A-operation) performs arithmetic, and a C-unit operation (C-operation) is primarily responsible for control flow. The C-operation can also do some arithmetic operations, exclusive of multiplication. Nearly every arithmetic operation that can be done in a C-operation can also be done by an A-operation.

Some operations are encoded by combining multiple operation fields. For example, an MC-operation such as `INT_LOAD_DISP` uses both the M- and C-operation fields. `STREAM_CREATE` and `STREAM_QUIT` are MAC-operations.

The operations in an instruction are decoded in parallel. If any of them is invalid, either because it is a privileged operation at the current protection level or it is an illegal operation encoding, a privileged operation exception is raised, and no part of the instruction is issued.

The decoded operations are executed in parallel. All operands for all operations in the instruction are read before any result is written. Results are written in an implementation-dependent order, so if more than two operations in an instruction write to the same destination register, the resulting value is undefined. Thus, such an instruction is illegal. Once instruction execution is begun the destination registers are always written, regardless of whether or not the operation later raises an exception or traps.

The program counter (PC) follows the same rule for reading and writing as the operands. The PC is read when the instruction is issued and is written when the instruction completes. The written value is either an incremented value for normal sequential flow or a new value from a branch.

The individual operations are described in §11.

### 3.1 Lookahead

The lookahead field is a three-bit unsigned integer that the code generator must guarantee to be less than or equal to the minimum number of instructions that the stream might execute before



encountering one that depends on the current M-, MC-, or MAC-operation. The maximum possible lookahead value is seven. If there is no such operation, the code generator should set the lookahead to the maximum of seven. If the code generator is ignorant of the relevant dependences, the lookahead may be set to zero. The lookahead must take into account all branch paths that are lookahead-enabled, as described below.

An instruction *J* depends on an M-unit operation (M-, MC-, or MAC-operation) at a prior instruction *I* if any operation in *J* uses or defines a register or a part of a register implicitly or explicitly defined by the M-unit operation in *I*. In addition, an instruction *J* depends on an M-unit operation at a prior instruction *I* if the M-unit operation in *J* references some of the same memory referenced in *I* and the memory is modified by either or both of *I* and *J*. These definitions are manifestations of standard data dependence rules.

The lookahead field supplies the hardware with an upper bound on the number of additional instructions that may begin execution before the current M-unit operation is finished. For example, if lookahead is zero throughout a program, then the processor will finish each M-, MC-, or MAC-operation before starting the next instruction. Lookahead can be disabled to get the same effect by setting the mode bit field "lookahead.disable" in the ssw.

Branch paths are determined by branching operations and their corresponding skip amounts or target registers. All conditional branch operations have variants that disable lookahead on one of the two paths. The "SELDOM" branch operations (JUMP\_SELDOM, SKIP\_SELDOM) disable lookahead when the transfer is taken, and the "OFTEN" branch operations (JUMP\_OFTEN, SKIP\_OFTEN) disable lookahead when the transfer is not taken. The effect of disabling lookahead is to require all outstanding memory references to complete before the next instruction is allowed to execute.

## Chapter 4: Condition Codes

Many operations have alternate versions (with “\_TEST” appended to the mnemonic) that generate a condition code in addition to a value in a register. The eight possible condition code values and their default meanings are shown below, where 0,  $p$ , and  $n$  stand for zero, a positive integer, and a negative integer, respectively.

Name	Value	Meaning	Examples
<i>CondCode</i>			
COND_ZERO_NC	0	Zero, no carry	$0 = 0 + 0$
COND_NEG_NC	1	Negative, no carry	$n = p + n, n = p - p$
COND_POS_NC	2	Positive, no carry	$p = p + p, p = p - n$
COND_OVFNaN_NC	3	Overflow/NaN, no carry	$n = p + p, n = p - n$
COND_ZERO_C	4	Zero, carry	$0 = n + p, 0 = n - n$
COND_NEG_C	5	Negative, carry	$n = n + n, n = n - p$
COND_POS_C	6	Positive, carry	$p = n + p, p = n - n$
COND_OVFNaN_C	7	Overflow/NaN, carry	$p = n + n, p = n - p$

Each newly generated condition code is inserted as  $CV_0$  at the low end of the four-element condition vector  $CV$  associated with the stream; the existing codes shift over and the old value of  $CV_3$  is lost. If multiple operations in the same instruction generate condition codes (because there are multiple “\_TEST” suffixes), then the condition code from the C-operation is inserted first, followed by the condition code from the A-operation.

After integer arithmetic operations, the condition code describes the sign of the result in the obvious way unless overflow has occurred, in which case the result sign is negative if and only if there was no carry. Some integer and bit operations—such as `INT_MAX` and `BIT_RIGHT_ONES`—generate the carry bit in a nonstandard way; for these operations overflow/NaN is not generated, and the condition code still accurately reflects the sign of the result.

After floating-point operations, the condition code describes the result in a way compatible with IEEE Standard 754. See §5 describing floating-point arithmetic.

A condition mask, shown as *cond* in the operation descriptions, describes a set of condition code values by summing the powers of two corresponding to the codes in the set, typically to determine whether a branch should take place. A *cond* can describe any combination of condition codes. For example, the condition mask named `IF_EQ` (if equal) describes codes 0 and 4, so it has the value  $2^0 + 2^4$ , which is `0x11` or `1116`.

Most of the important condition masks have one or more names. The named condition masks are shown below.

Name	Value	After (SUB_TEST x y z)
<i>CondMask: Manifest</i>		
IF_ALWAYS	0 1 2 3 4 5 6 7	always
IF_NEVER		never
<i>CondMask: Equality</i>		
IF_EQ	0 4	$y = z$ (integer, unsigned, float)
IF_ZE	0 4	$x = 0$ (integer, unsigned, float)
IF_F	0 4	$x = 0$ (logical)
IF_NE	1 2 3 5 6 7	$y \neq z$ (integer, unsigned, float)
IF_NZ	1 2 3 5 6 7	$x \neq 0$ (integer, unsigned, float)
IF_T	1 2 3 5 6 7	$x \neq 0$ (logical)
<i>CondMask: Integer Comparison</i>		
IF_ILT	1 5 7	$y < z$ (integer)
IF_IGE	0 2 3 4 6	$y \geq z$ (integer)
IF_IGT	2 3 6	$y > z$ (integer)
IF_ILE	0 1 4 5 7	$y \leq z$ (integer)
IF_IMI	1 3 5	$x < 0$ (integer)
IF_IPZ	0 2 4 6 7	$x \geq 0$ (integer)
IF_IPL	2 6 7	$x > 0$ (integer)
IF_IMZ	0 1 3 4 5	$x \leq 0$ (integer)
<i>CondMask: Unsigned Comparison</i>		
IF_ULT	1 2 3	$y < z$ (unsigned)
IF_UGE	0 4 5 6 7	$y \geq z$ (unsigned)
IF_UGT	5 6 7	$y > z$ (unsigned)
IF_ULE	0 1 2 3 4	$y \leq z$ (unsigned)
<i>CondMask: Float Comparison</i>		
IF_FLT	1 5	$y < z$ (float)
IF_FGE	0 2 4 6	$y \geq z$ (float)
IF_FGT	2 6	$y > z$ (float)
IF_FLE	0 1 4 5	$y \leq z$ (float)
<i>CondMask: Other Tests</i>		
IF_IOV	3 7	$x$ overflowed (integer)
IF_FUN	3 7	$y$ and $z$ are unordered (float)
IF_CY	4 5 6 7	carry
IF_NC	0 1 2 3	no carry

*CondMask: Specific Conditions*

IF_0	0	Zero, no carry
IF_1	1	Negative, no carry
IF_2	2	Positive, no carry
IF_3	3	Overflow/NaN, no carry
IF_4	4	Zero, carry
IF_5	5	Negative, carry
IF_6	6	Positive, carry
IF_7	7	Overflow/NaN, carry

## 4.1 Select Operations

The SELECT\_ operations use three-bit encodings to specify one of eight of the most common condition masks. SELECT\_INT uses a mask *IntSelect* that encodes integer and unsigned comparisons as shown below. Additional selects can be realized by reversing the arguments *u* and *v* of the SELECT\_INT operation itself.

Name	Value	After (SUB_TEST x y z)
<i>IntSelect</i>		
SEL_CY	0	carry
SEL_EQ	1	$y = z$ (integer, unsigned, float)
SEL_IGT	2	$y > z$ (integer)
SEL_IGE	3	$y \geq z$ (integer)
SEL_UGT	4	$y > z$ (unsigned)
SEL_UGE	5	$y \geq z$ (unsigned)
SEL_IPL	6	$x > 0$ (integer)
SEL_IPZ	7	$x \geq 0$ (integer)

The SELECT\_FLOAT operation uses the encoding *FloatSelect* as shown below.

Name	Value	After (FLOAT_MIN_TEST x y z)
<i>FloatSelect</i>		
SEL_FLT	2	$y < z$ (float)
SEL_FLE	3	$y \leq z$ (float)
SEL_FGT	4	$y > z$ (float)
SEL_FGE	5	$y \geq z$ (float)
SEL_FUN	6	$y$ and $z$ are unordered (float)

An *IntSelect* or *FloatSelect* enumeration describes the same condition code set as the identically suffixed *CondMask*.

## Chapter 5: Floating-point Arithmetic

### 5.1 Floating-point Formats

The IEEE Standard 754 floating-point double basic format (64 bit) and single basic format are supported. This is the structure of a normal 64-bit floating-point number:

Bits	Wd	Field Name	Type	Description
<i>Float64</i>				
63	1	sign	SignBit	sign bit
62-52	11	exponent	Uns	biased exponent
51-0	52	fraction	Uns	fraction

This is the structure of a normal 32-bit floating-point number:

Bits	Wd	Field Name	Type	Description
<i>Float32</i>				
31	1	sign	SignBit	sign bit
30-23	8	exponent	Uns	exponent
22-0	23	fraction	Uns	fraction

Doubled precision addition, subtraction, multiplication, and conversion operations to and from the single precision IEEE 754 format and both signed and unsigned integer formats are supported directly. Division and square root are accomplished with the help of iterative computation primitives that use a special floating-point format providing extra significand precision:

Bits	Wd	Field Name	Type	Description
<i>SpecialFloat64</i>				
63	1	sign	SignBit	sign bit
62-53	10	exponent	Uns	biased exponent
52-0	53	fraction	Uns	fraction

The SpecialFloat64 exponent is biased by 510, so that the true exponent is the biased exponent minus 510.

All operations conform to the applicable IEEE standard.

Floating-point comparison operations set the condition code to indicate whether the operands are equal, greater, less, or NaN. The carry bit indicates the second operand ( $v \vee z$ ) is a NaN. The float\_invalid exception is never raised by FLOAT\_MIN or FLOAT\_MAX. When the compare is performed by a FLOAT\_CMP\_TEST, float\_invalid is raised when the operands are unordered. Thus, IEEE 754 tests which do not raise an exception on unordered operands, such as a test for equality, should

Special 64-bit Floating-point Format

be implemented using `FLOAT_MIN_TEST`. Tests for inequalities such as greater than should use `FLOAT_CMP_TEST` to properly handle unordered operands.

Support for fast doubled precision arithmetic is provided. In doubled precision, a pair of 64-bit floating-point numbers is used to hold twice the significant digits and provide at least twice the precision of ordinary 64-bit floating point. There are provisions to compute the doubled precision sum, difference, and product efficiently. See the doubled precision programming examples in §12.4.

## 5.2 Rounding

Unless explicitly specified otherwise in an operation description, rounding is performed according to the rounding mode stored in field “round\_mode” in the ssw. The rounding modes are shown here.

Name	Value	Meaning
<i>RoundMode</i>		
<code>RND_NEAR</code>	0	round to nearest
<code>RND_CHOP</code>	1	round toward zero
<code>RND_FLOOR</code>	2	round toward $-\infty$
<code>RND_CEIL</code>	3	round toward $\infty$

Rounding is explicitly specified in some convert operations, such as `FLOAT_CEIL`, `INT_CHOP`, and `UNS_FLOOR`.

## 5.3 Floating-point Exceptions

Floating-point exceptions are raised as a side effect of operation completion. The destination register of the operation is set in accordance with the IEEE Standard.

Besides the 64-bit result in the destination register, a floating-point exception records the destination register number and a four-bit floating-point result code in the result code register. A nonzero result code indicates that the destination register contains an exceptional value and summarizes that value. Floating-point result codes are described in §9.1. Note that a zero destination register will not allow the exceptional value to be saved.

In conformance with IEEE Standard 754, an invalid operation exception is raised (and a trap potentially taken) when a conditional test operation encounters a NaN when performing an inequality test as described in §5.2.

If overflow or underflow traps are disabled, then overflow delivers infinity or a maximum magnitude floating-point value, depending on the rounding mode, and underflow delivers a denormalized result. When floating-point overflow or underflow traps are enabled, the result in the destination register is the same as the masked response, so that the trap handler may report the program state and resume execution. Note that underflow is only raised when the result is inexact and subnormal, whether the underflow trap is enabled or not. The check for subnormal is before rounding, so the final result may actually be normalized (due to rounding). A `float_zero_divide` exception always returns a properly signed infinity. A `float_extension` exception returns the argument to the operation (they are all unary) so that the trap handler may easily locate the value and complete the operation.

A float\_invalid exception generates a NaN value in accordance with the IEEE standard. A NaN generated by an operation describes the reason for the exception using the enumeration below. The appropriate code is stored in the low three bits of the fraction.

Name	Value	Meaning
<i>NaNResultCode</i>		
NAN_ZERO_MUL_INF	1	Zero times infinity
NAN_INF_SUB_INF	2	Magnitude subtraction of infinities
NAN_ZERO_DIV_ZERO	4	Zero divided by zero
NAN_INF_DIV_INF	5	Infinity divided by infinity
NAN_SQRT_NEG	6	Square root of negative number

The high-order fraction bits of a NaN are zero; these bits are Bits 51-3 for a normal 64-bit floating-point number, and Bits 22-3 for a 32-bit floating-point number. The destination register (*t* or *x*) is stored in the result code register, so that the NaN may be examined by the trap handler for diagnosis or continuation.

There are no signaling NaNs, but data trap bits provide a more comprehensive mechanism; see §6.1.

## Chapter 6: Data Memory

A Tera system has either two or four data memory units per processor. When four units per processor are configured, the additional two units are referred to as “expanded data memory”. Data is accessed by `LOAD`, `STORE`, `FETCH_ADD`, and `STATE` operations. This chapter describes what is stored in data memory, the semantics of accessing it, the address translation mechanism, and finally the internal state of the M functional unit. The M-unit can simultaneously process up to eight pending requests for data memory access by each stream.

### 6.1 Data Memory Access

Every data memory cell contains a 64-bit value and a four-bit access state. The value in a memory cell can be addressed as a word, 2 halfwords, 4 quarterwords, or 8 bytes. The order of bytes in quarterwords, quarterwords in halfwords, and halfwords in words is “big-endian”, i.e. packed so that addresses increase as significance decreases. Thus the word at address  $A$ , read from left to right, most significant bit to least, contains bytes with addresses  $A$ ,  $A + 1$ ,  $\dots$ ,  $A + 7$ ; quarterwords with addresses  $A$ ,  $A + 2$ ,  $A + 4$ , and  $A + 6$ ; and halfwords with addresses  $A$  and  $A + 4$ .

The access state modifies the behavior of memory references to the word or partial word contained in the cell. It has this structure:

Bits	Wd	Field Name	Type	Description
<i>AccessState</i>				
3	1	full	Boolean	full/empty bit
2	1	forward_enable	Boolean	forward enable
1	1	trap1_enable	Boolean	data trap 1 enable
0	1	trap0_enable	Boolean	data trap 0 enable

The operations `STATE_LOAD`, `STATE_STORE`, and `STATE_LOCK` are respectively used to load, store, and lock the access state.

Operations always access data memory relative to a pointer. The semantics of memory access are determined by an access control field in this pointer, possibly overridden by an access control field in the operation, and by the access state of the addressed memory cell(s). Briefly, the access can be forced to wait until the cell is either empty or full, a data blocked exception can be raised in response to load or store accesses to the cell, and a memory cell can forward accesses to another memory cell.

A pointer has two parts: an access control part, which modifies access through the pointer, and an address part. The fields in a pointer are as follows:



Bits	Wd	Field Name	Type	Description
<i>Pointer: access control</i>				
63	1	0		<i>reserved</i>
62	1	fwd_disable	Boolean	forwarding disable
61-60	2	fe_control	FullEmptyControl	full/empty control
59	1	trap1_store_- disable	Boolean	data trap 1 disable on store
58	1	trap1_load_disable	Boolean	data trap 1 disable on load
57	1	trap0_store_- disable	Boolean	data trap 0 disable on store
56	1	trap0_load_disable	Boolean	data trap 0 disable on load
55-48	8	0		<i>reserved</i>

*Pointer: address*

47-0	48	address	DataAddrUns	data memory address
------	----	---------	-------------	---------------------

The field “address”, shown here as a type DataAddrUns, is actually a structure of type DataAddress, used in data memory address translation; see §6.2.

The value in the field “fe\_control” is of type FullEmptyControl, described here. In the description of the load and store behaviors, the term “waits for empty (full)” means that the operation waits until the field “full” in the memory cell’s full bit becomes false (true); the term “sets empty (full)” means that the field “full” is set to false (true).

Name	Value	Behavior
<i>FullEmptyControl</i>		
FE_NORMAL	0	LOAD loads; STORE stores and sets full
FE_FUTURE	2	LOAD waits for full, then loads; STORE waits for full, then stores
FE_SYNC	3	LOAD waits for full, then loads and sets empty; STORE waits for empty, then stores and sets full

Some memory operations encode an access control operand, abbreviated *ac*, that supersedes the pointer’s access control specification. The operation access control structure is shown here:

Bits	Wd	Field Name	Type	Description
<i>Operation.AccessControl</i>				
4	1	fwd_disable	Boolean	forwarding disable
3-2	2	fe_control	FullEmptyControl	full/empty control
1	1	trap1_disable	Boolean	data trap 1 disable
0	1	trap0_disable	Boolean	data trap 0 disable

Memory reference operations first add the address field from a pointer held in register *s* to an optional scaled offset. Addition is done modulo  $2^{48}$ . The offset is derived from either another register *y* or from an unsigned literal displacement *disp* in the instruction and is then scaled (multiplied)

## Operation Access Control Field

by the size in bytes of the addressed object. The length of the *disp* field varies so that the scaled offset covers the same set of memory locations independent of object size. This sum is the effective address of a word, halfword, quarterword, or byte in memory.

Then, the effective address is checked against the map limit for this domain. If the limit is exceeded, a data map limit exception is raised.

Unless the field "unaligned\_data\_enable" is set in the ssw, a data alignment exception will be raised when an effective address presented to memory is not a multiple of the number of bytes in the addressed object.

At this point, the data map entry is consulted. If the current privilege level of this stream is insufficient for the map's protection level for this type of operation, a data protection level exception is raised. Otherwise, the segment offset in the effective address is checked against the segment limit in the map entry. If the limit is exceeded, a data segment limit exception is raised.

Next, a data blocked exception is raised if a data trap bit is enabled in the addressed word and the corresponding data trap disable bit is clear in *ac* or in *s* when *ac* is not present.

Forwarding is examined and handled next. If *ac* is present in this operation, its forward disable bit is used; otherwise that of *s* is used. If the selected forwarding disable bit is clear and the forward bit is enabled in the addressed word, then the cell may contain a forwarding pointer rather than the data itself. If the cell is forwarded and empty then the operation is retried later; the interpretation is that the forwarding pointer is locked. If the cell is full then the value in the cell is used as an effective word address for another memory access. No registers are modified in this process. The relative word position of a partial word access is unchanged; the three least significant bits of the forwarded effective address are copied from the original address. Data traps at forwarded locations are processed as usual; the data trap disable bits in effect are the original data trap disable bits. The forwarding disable bit in effect is the original (clear) forwarding disable bit. The full/empty control bits are taken without modification from *ac* or from *s* when *ac* is not present.

Finally, synchronization is handled. The full bit in the addressed word is processed in conjunction with the full/empty control bits from *ac*, or *s* when *ac* is not present.

No memory full bit testing occurs if full/empty control is *FE\_NORMAL*; in this case load operations fetch the value of the addressed word or partial word into register *r*, and store operations store the contents of *r* into the addressed word or partial word and set it full.

If full/empty control is *FE\_FUTURE* or *FE\_SYNC*, then the memory full bit is tested. If its state is the one waited for, then the load or store of the value occurs, and the memory full bit is changed if full/empty control was *FE\_SYNC*. Otherwise, the operation is retried later.

When the operation is retried it starts over with the original address (before any forwarding). If the total number of memory cell accesses due to forwarding and retrying exceeds the retry limit in the data state descriptor, a data blocked exception is raised and the operation is aborted. Retries may also be caused by network contention, translation stalls, and other miscellaneous hardware events. When *ssw\_override* mode is set, all memory operations except synchronizing loads, stores, and *int\_fetch\_adds* will retry forever and will not raise the data blocked exception.

## 6.2 Data Memory Address Translation

Data memory addresses are found in Bits 47-0 of pointers. A data memory address has this structure:

Bits	Wd	Field Name	Type	Description
<i>DataAddress</i>				
47-28	20	data_segment_number	DataSegment	data segment number
27-13	15	data_segment_offset	SegmentOffset	data segment offset
12-3	10	data_frame_offset	Uns	data frame offset
2-0	3	byte_offset	Uns	byte offset

A complete data memory address is 48 bits long, potentially addressing 256 Terabytes of memory. However, only 42 bits of the address are currently implemented, and the high-order six bits of the data segment number must be zero. The implemented data address space is consequently 4 Terabytes. This space is partitioned into 16K segments, each of which can vary in size from 8 Kbyte to 256 Mbyte in 8 Kbyte increments.

Data memory address translation proceeds in five logical steps. The translation logic block diagram is shown in Figure 6.1. First, the data segment number is validated. Second, the data segment map is accessed, yielding a data segment map entry. Third, the protection level is checked and the segment address is limited and relocated using values in the map entry. This yields a logical address in two parts, a logical unit number and logical unit offset. Fourth, the data frame offset is transformed so that memory references are scrambled, yielding the logical frame offset. Fifth, the logical address is distributed to spread references among the logical units (the memory resources). These steps are now described in more detail.

The first logical step is to validate the data segment number and select the data map to use for translation. If the protection domain's data map limit from the protection domain's data state descriptor is less than the data segment number, a data map limit exception is raised. Otherwise, the resulting segment number and domain number are sent to the data segment map. At this point, the alignment requirements for the selected operation are checked against the effective address. If the reference is unaligned and field "unaligned\_data.enable" of the ssw is clear, the data alignment exception is raised.

The second step in the translation reads a data map entry from the data segment map. Each entry has the structure shown here:

Data Map Entry




FIGURE 6.1: Data Mapping Logic Block Diagram

Bits	Wd	Field Name	Type	Description
<i>DataMapEntry</i>				
63-62	2	store_level	Level	minimum store protection level
61-60	2	load_level	Level	minimum load protection level
59-57	3	0		<i>reserved</i>
56	1	stall	Boolean	stall references to this entry
55	1	locked	Boolean	lock this map entry into TLB
54	1	distribution_enable	Boolean	distribution
53-52	2	memory_type	Resource	select data memory, expanded data memory, or IOP units
51-48	4	0		<i>reserved</i>
47-40	8	logical_unit	Uns	logical unit number
39	1	0		<i>reserved</i>
38-24	15	segment_limit	SegmentOffset	segment limit
23-19	5	0		<i>reserved</i>
18-0	19	segment_base	DataFrame	segment base

This map is stored in local data memory, starting at the data map base for the given domain (see §8.4). To speed translation, a translation lookaside buffer (TLB) caches the map entries. Coherency is maintained by flushing modified entries from the cache using the DATA\_MAP\_FLUSH operation. The desired entries to flush are specified with a domain data address, which combines the domain and data address to index the data map. Entries with field "locked" set will only be evicted from the cache by a DATA\_MAP\_FLUSH operation which matches the entry. The implemented data map cache contains 512 entries, with four-way associativity. Within each set, entries are replaced using a least-recently-used policy. To reduce contention between domains, the domain number times eight is exclusive-or'ed with the set index before addressing the TLB. The DATA\_MAP\_FLUSH\_ANY operation treats the TLB as direct mapped, using the low two bits of the tag as the set index, using a domain data TLB address. To flush all entries for a domain from the cache, each entry must be accessed. The flush addresses must sequence through all possible values of the set\_index and set\_number. The domain data address and domain data TLB address structures are shown below:

Bits	Wd	Field Name	Type	Description
<i>DomainDataAddress</i>				
63-60	4	domain	Uns	the domain to which this data address pertains
59-42	18	00000		<i>reserved</i>
41-35	7	tag	Uns	data TLB tag
34-28	7	set_number	Uns	data TLB set number
27-0	28	segment_offset	Uns	untranslated bits

Domain Data Address

Bits	Wd	Field Name	Type	Description
<i>DomainDataTLBAddress</i>				
63-60	4	domain	Uns	the domain to which this data address pertains
59-42	18	00000		<i>reserved</i>
41-37	5	tag	Uns	data TLB tag
36-35	2	set_index	Uns	data TLB set index
34-28	7	set_number	Uns	data TLB set number
27-0	28	segment_offset	Uns	untranslated bits

The third translation step limits and relocates the segmented address. If the current privilege level of the stream storing (loading) data in this segment is less than the minimum store (load) protection level in field “store\_level” (field “load\_level”) of the data map entry, then a data protection level exception is raised. Note that many load operations will need store privilege to properly update the access state. However, store operations are implicitly given load privilege to properly follow access control waiting or trapping. That is, the store protection level is assumed to be no higher than the load protection level.

The segment limit, field “segment\_limit”, is compared with Bits 27-13 of the data address. If the segment limit is smaller, then a data segment limit exception is raised.

If the field “stall” is set, then the operation is returned to the retry pool and tried again later. This forced retry allows the supervisor to perform some memory management operations without stopping all activity in the domain. Note that the PROBE operation is not affected by field “stall”, as its result is determined by the earlier segment limit check.

Otherwise, Bits 27-13 of the data address, extended with zeros on the left to 19 bits, are added to the segment base field “segment\_base” in the data map entry. The sum is sent to the address scrambler as the logical segment offset.

The fourth step scrambles the Bits 21-3 of the data address, producing the logical frame offset. The concatenation of the logical segment offset and the data frame offset is treated as a 29-element vector in  $GF(2)^{29}$ . ( $GF(2)$  is the field with elements 0 and 1, and as its multiply operation, and exclusive-or as its addition operation;  $GF(2)^{29}$  is the vector space of dimension 29 over this field.) The vector is scrambled by multiplying it by the unit scrambling matrix, a fixed 29-by-19 bit matrix whose low-order 19-by-19 bit submatrix is invertible. This multiply yields the logical frame offset.

The scrambling matrix is chosen to make any sequence of constant-stride addresses spanning a length  $s < 2^{29}$  generate a nearly uniform distribution in the logical frame offset, which in turn generates a nearly uniform distribution in the physical unit number field and the low-order bank bits of the unit offset. Appendix C.1 specifies the matrix and the inverse of the low-order 19-by-19 submatrix.

The distributor takes the concatenation of the logical unit number (field “logical\_unit” from the data map entry), the logical segment offset, and the logical frame offset as its logical address. The next step distributes this logical address to control physical locality of reference. The distributor transforms the logical address into a physical address consisting of an eight-bit physical unit number and a 29-bit physical unit offset.

The distribution bit (field “distribution\_enable”) in the data map entry allows references to be spread over all  $p$  memories in the system, rather than staying within one memory unit. Here,  $p$  is

set via the scan system and usually matches the number of processors, making  $p$  a power of two. However, in the presence of a faulty memory,  $p$  may also be a power of two less one. Distribution divides the logical unit address by  $p$  (or  $p + 1$  with a faulty memory) to effectively right shift the low-order bits of the logical unit number into the high-order bit positions of the logical unit offset and replace them with the low-order bits from the logical frame offset. Thus, the remainder becomes the new unit number and the quotient the unit offset. With a faulty memory, hardware mapping will allow distribution to bypass a faulty resource. This mapping may be set differently for each resource class, so that a system can run with any one faulty normal data memory resource and any one faulty expanded data memory resource. Even when distribution is disabled, this mapping will be in effect, so that the logical unit space appears contiguous.

This scheme allows distribution across physical memory units under control of the data map entry. A data map entry with distribution enabled will address all usable physical memory units in the system, implying that only  $2^{29}/p$  words are addressed in each unit as (word) addresses increase from 0 to  $2^{29} - 1$ . Moreover, the logical unit number  $u$  appearing in a data map entry is required to be less than  $p$  when distribution is enabled. If  $u$  is too large, a data address unimplemented exception is raised.

The low-order three bits of the original address are the byte address of the datum within the addressed word and are copied without modification into the low-order three bits of the final unit offset.

The Tera MTA computer supports machine subsetting. This feature allows any power of two subset of a machine to appear to software as an independent machine. For example, a 16-processor machine could be split into two eight-processor machines. In such a case, the interconnection network need not be split, but can be shared. To support subsetting, a physical unit base register is set up to convert unit numbers from the 0 to  $p - 1$  range to the appropriate range in the actual machine.

The resulting address is then sent to the network for routing to a memory unit. The physical unit number and the field "memory\_type" are used to construct the network address, which controls network routing. The memory type should be selected from the values in the following enumeration:

Name	Value	Behavior
<i>Resource</i>		
RES_DMEN	0	Expanded data memory
RES_IOM	1	Normal data memory
RES_IOP	2	I/O processor

The hardware supports an option which combines the normal and expanded data memory for global distribution. When that option is enabled, RES\_DMEN selects the bottom 1 gigabyte per processor of the global memory pool and RES\_IOM selects the top 1 gigabyte.

If the physical address is unimplemented, then a data protection exception is raised when the issuing operation completes. If the memory system detects an uncorrectable error such as a double-bit ECC error on the data loaded from memory, then a data hardware error exception is raised when the issuing operation completes. To help detect hot spots, successful loads which take an excessive amount of time to travel from the processor to the memory will raise a latency limit exception while performing the load. Synchronizing loads which retry are not subject to the limit until they succeed. This limit is set during system initialization. This implementation checks the limit with

Resource

a granularity of 16 cycles. The compares are performed modulo 4096 cycles, so that a latency of 4112 would appear as a latency of 16.

### 6.3 M-unit Internal State

The M-unit processes memory requests that are generated by M-operations. The M-unit may have up to eight requests simultaneously pending for each stream. The M-unit completes each request asynchronously.

For each stream, the state of any failed M-operations is held in eight pairs of registers called the data control registers and data value registers. A trap handler can save these register pairs using the DATA\_OPA\_SAVE and DATA\_OPD\_SAVE operations and can later use them to retry the operation with DATA\_OP\_REDO. The values in these registers are now described in more detail.

The eight data control registers contain address and control information for up to eight memory reference operations in progress in the M-unit, due to lookahead. The M-unit writes one of these registers when a memory operation is initiated, and reads it as it (re)tries the reference. When no operations are in progress, the program may read them directly using the DATA\_OPA\_SAVE operation. Each of the data control registers contains a data control descriptor with the structure shown here.

Bits	Wd	Field Name	Type	Description
<i>DataControlDescriptor</i>				
63	1	0		<i>reserved</i>
62	1	fwd_disable	Boolean	forwarding disable
61-60	2	fe_control	FullEmptyControl	full/empty control
59	1	trap1_disable	Boolean	data trap 1 disable
58	1	trap0_disable	Boolean	data trap 0 disable
57-53	5	dest_reg	Reg	destination or source register
52-48	5	restop	RetryOpCode	rest of the operation code
47-0	48	address	DataAddrUns	byte address

The value in the field “restop” encodes the operation that failed and raised an exception. The high-order bit of the field “restop” is set if the operation was a load (more precisely, an operation that writes a register upon completion) and is cleared if the operation was a store. The RetryOpCode enumeration is shown here.

Name	Value	Meaning
<i>RetryOpCode: Stores</i>		
OPA_STOREB	0	STOREB
OPA_STOREQ	1	STOREQ
OPA_STOREH	2	STOREH
OPA_STORE	3	STORE
OPA_STATE_STORE	7	STATE_STORE
OPA_STORE_EMPTY	11	REG_STORE



*RetryOpCode: Loads*

OPA_INT_LOADB	16	INT_LOADB
OPA_INT_LOADQ	17	INT_LOADQ
OPA_INT_LOADH	18	INT_LOADH
OPA_INT_FETCH_ADD	19	INT_FETCH_ADD
OPA_UNSL_LOADB	20	UNSL_LOADB
OPA_UNSL_LOADQ	21	UNSL_LOADQ
OPA_UNSL_LOADH	22	UNSL_LOADH
OPA_LOAD	23	LOAD
OPA_STATE_LOAD	24	STATE_LOAD
OPA_STATE_LOCK	25	STATE_LOCK
OPA_PROBE	26	PROBE
OPA_REG_LOAD	27	REG_LOAD
OPA_SCRUB_LOAD	29	SCRUB_LOAD

*RetryOpCode: Internal Codes*

OPA_STREAM_CREATE	4	STREAM_CREATE
OPA_MAP_FLUSH	5	DATA_MAP_FLUSH
OPA_MAP_FLUSH_ANY	6	DATA_MAP_FLUSH_ANY
OPA_DATA_STATE_- RESTORE	9	DATA_STATE_RESTORE
OPA_STREAM_CATCH	12	STREAM_CATCH
OPA_DATA_OPD_SAVE	14	DATA_OPD_SAVE
OPA_DATA_OPA_SAVE	15	DATA_OPA_SAVE

The eight data value registers contain the data (if any) that the M-unit was attempting to write using the memory operation in the corresponding data control register. These registers are explicitly read by the program via the DATA\_OPD\_SAVE operation.

## 6.4 Speculative Loads

In speculative load mode, some data memory exceptions are deferred until the loaded value is used. In the usual circumstance, exceptional values are never used because the program (correctly) fails to use the prefetched data. Speculative loads allow data prefetching in iterative or recursive computations with data-dependent exit conditions.

When speculative loads are enabled (field "spec\_load\_enable" in ssw), a load with access control FE\_NORMAL into register  $r$  that would otherwise raise a data alignment exception, a data segment limit exception, a data map limit exception, or a data protection level exception will instead place a data control descriptor (§6.3) in  $r$  and set the corresponding poison flag in the exception register (§9.1). Note that the field "dest\_reg" of the data control descriptor is redundant. All other exceptions, including a data memory retry exception, are raised whether speculative loads are enabled or not. Whenever  $r$  is used as a destination register (even by a successful load, speculative or not) its poison flag is cleared. Use of a poisoned register  $r$  as a source operand raises a poison exception, except in REG\_STORE, REG\_MOVE, SELECT, and TRAP\_RESTORE operations.

## Chapter 7: Program Memory

A processor accesses instructions held in a program memory region of the data memory local to the processor. The term “program memory” is used to refer collectively to this region in data memory. This chapter describes what is stored in program memory, the semantics of accessing it, the address translation mechanism, and the instruction cache. Since it is part of data memory, each cell of program memory contains a four-bit access state and a word value, but this access state is ignored by the instruction fetching process. The value is a 64-bit instruction specifying up to three operations, one for each of the M-, A-, and C-units.

### 7.1 Program Memory Address Translation

Program addresses are 32 bits wide and are found in field “pc” occupying the low-order 32 bits of the stream status word and in the target registers. Only 25 bits of the program address space are implemented; the most significant seven bits must be zero. Thus the physical address space of the implementation allows for up to four gigawords of physical program memory but only 32 megawords are currently implemented. Program addresses are word rather than byte addresses and always address the data memory unit attached to the processor. A program address has the structure shown here:

Bits	Wd	Field Name	Type	Description
31-12	20	prog_page_number	PageNumber	program page number
11-0	12	prog_page_offset	Uns	program page offset

#### *ProgramAddress*

Program memory address translation for all streams (regardless of level) uses the translation logic shown in Figure 7.1. Address translation proceeds in four steps. The first logical step is to limit the program page number and select the program map to use for translation. Second, the appropriate program page map for this page is accessed, yielding a program page map entry which is concatenated with the program page offset to form a logical unit offset. Finally, the logical unit offset is scrambled, resulting in a physical unit offset.

If the protection domain’s program map limit (found in the protection domain’s program state descriptor) is smaller than the program page number, then a program protection exception is raised. The selected map base is added to the page number to yield a unit offset into local program memory, where the page map entry is found.

The program map entry from the program page map has the structure shown below.




FIGURE 7.1: Program Mapping Logic Block Diagram

Bits	Wd	Field Name	Type	Description
<i>ProgramMapEntry</i>				
31-29	3	0		<i>reserved</i>
28-12	17	prog_frame	ProgFrame	frame number
11-2	10	0		<i>reserved</i>
1-0	2	exec_level	Level	execute level

The implementation restricts the field “prog\_frame” to values from 0 to  $2^{14}-2$ . To reduce instruction fetch latency, a program map cache saves recently used map entries. This cache is kept coherent with program memory using explicit PROGRAM\_MAP\_FLUSH instructions. The desired entries to flush are specified with a domain program address, which combines the domain and program address to index the program map. This implementation provides a 128-entry program map cache backed by the L2 instruction cache (i.e., the L2 instruction cache holds program map entries as well as instructions). The program map cache is not associative; however, a small fully associative victim cache provides some tolerance for contention. To reduce contention between domains, the domain number times eight is exclusive-or’ed with the set index before addressing the TLB.

Bits	Wd	Field Name	Type	Description
<i>DomainProgramAddress</i>				
63-60	4	domain	Uns	the domain to which this data address pertains
60-33	28	0000000		<i>reserved</i>
31-0	32	address	ProgramAddrUns	program memory address

When accessing the program map cache, the program address is equated to the ProgTlbAddr structure below. To flush the mappings for a domain from the TLB, the flush addresses must sequence through all possible values of the field “set\_number”.

Bits	Wd	Field Name	Type	Description
<i>ProgTlbAddr</i>				
31-25	7	00		<i>reserved</i>
24-19	6	tag	Uns	program TLB tag
18-12	7	set_number	Uns	program TLB set number
11-0	12	frame_offset	Uns	untranslated bits

Since the TLB is backed by the L2 instruction cache, map entries must be flushed from L2 as well. The structure below is used for addressing map entries in the L2 cache. The PROGRAM\_MAP\_FLUSH instruction automatically forwards a flush to the L2 cache, so that the sub-block of 64 map entries containing the referenced entry is flushed. The PROGRAM\_MAP\_FLUSH\_ANY operation flushes the whole line containing the referenced entry. As before, flush addresses must sequence through all possible values of the field “set\_number” in L2 as well.

Bits	Wd	Field Name	Type	Description
<i>ProgL2Address</i>				
31-25	7	00		<i>reserved</i>
24-21	4	set_number	Uns	set number for L2 cache
20-18	3	line_index	Uns	line index
17-12	6	subblock_index	Uns	subblock index
11-0	12	frame_offset	Uns	untranslated bits

When a stream attempts to issue an instruction, if the privilege level of the stream is not equal to the execution protection level field “exec\_level” in the corresponding program page map entry, then a program protection exception is raised.

The program map yields a 17-bit frame number from field “prog\_frame” which is concatenated to the low-order 12 bits of the program counter, forming a 29-bit logical unit offset.

The bits of this offset are scrambled exactly as for the data logical unit offset.

The resulting 29-bit logical unit offset is also the physical offset; there is no distributor in the program address translator. The logical unit offset is then sent to the attached data memory unit. If the address is unimplemented, then a program protection exception is raised when an attempt is made to issue an instruction which could not be fetched due to this exception. If the memory system detects an uncorrectable error (such as a double-bit ECC error on the data being retrieved from memory), then an uncorrectable program memory exception is raised.

Note that identical data and program logical offsets in the same data memory will address identical locations as long as the segment's data map entry field “distribution\_enable” is clear.

## 7.2 The Instruction Cache

There is a primary and secondary instruction cache for each processor to reduce the required program memory bandwidth and improve latency. The caches are non-blocking, so that other streams may access the caches while a miss is being handled.

The primary cache (L1) holds 1024 instructions, organized in lines of four words. The 256 lines are two-way associative, so there are 128 sets. Lines are replaced using a least-recently-used policy. Both the primary and secondary caches are tagged with physical addresses. Physical addresses are mapped to the L1 cache as shown below.

Bits	Wd	Field Name	Type	Description
<i>L1Address</i>				
31-26	6	00		<i>reserved</i>
25-9	17	tag	Uns	physical L1 tag
8-2	7	set_number	Uns	L1 set number
1-0	2	line_index	Uns	L1 line index

The secondary cache (L2) holds one quarter million words of instruction and program map data. To reduce the number of tags, the data is organized into lines of 256 words, with eight sub-lines of 32 words each. The 1024 lines are four-way associative, so there are 256 sets. Here, lines are replaced

L2 Address

using a random policy. Note that 16 lines can contain a program frame. Physical addresses are mapped to the L2 cache as shown below.

Bits	Wd	Field Name	Type	Description
<i>L2Address</i>				
31-26	6	00		<i>reserved</i>
25-16	10	tag	Uns	physical L2 tag
15-8	8	set_number	Uns	L2 set number
7-5	3	line_index	Uns	L2 line index
4-0	5	subblock_index	Uns	L2 subblock index

The PROGRAM\_CACHE\_FLUSH operations are provided so that the operating system can maintain cache coherence when instructions in program memory are changed. These operations allow program frames to be flushed from the caches, so that subsequent accesses will fetch correct data from program memory.

To flush all entries from a single frame from the L1 and L2 caches, each entry must be flushed with PROGRAM\_CACHE\_FLUSH. The address must sequence through all values of the L1 set number, and all values of the L2 set number within that page, amounting to 128 flushes. To flush all entries from the L1 and L2 caches, each entry must be flushed with PROGRAM\_CACHE\_FLUSH\_ANY. The address must sequence through all values of the L1 set number, and all values of the L2 set number, comprising a total of 256 flushes. PROGRAM\_CACHE\_FLUSH\_L1 has the same effect on the L1 cache as PROGRAM\_CACHE\_FLUSH\_ANY, without affecting the L2 cache.

## Chapter 8: Levels and Protection Domains

### 8.1 Levels

A stream can execute at one of four privilege levels: LEV\_USER, LEV\_SUPER (supervisor), LEV\_KERNEL, and LEV\_IPL (initial program load). Lower levels have fewer privileges. The privilege levels are defined here:

Name	Value	Meaning
<hr/>		
<i>Level</i>		
LEV_USER	0	user level
LEV_SUPER	1	supervisor level
LEV_KERNEL	2	kernel level
LEV_IPL	3	initial program load level

User, supervisor, kernel, and IPL level streams are constrained in addressability by the program and data maps. The data map entries define the minimum privilege levels needed to read and to write each segment, and the program map entries define the *exact* privilege level needed to execute from each page.

The LEVEL\_ENTER and LEVEL\_RTN operations change stream privilege levels. A LEVEL\_ENTER must be the first operation executed at an entry point when the caller is from a different privilege level. LEVEL\_RTN restores the original privilege level. The current privilege level is expressly *not* directly readable by a stream (although it can be inferred from the program map) to simplify the virtualization of privilege levels.

The domain signal exception is set when the privilege level of the issuing stream is less than the domain signal level in the program state. The domain signal level is increased by the operating system when it finds it necessary to communicate with all streams in its domain, e.g. to prepare for a swap.

### 8.2 Protection Domains

A processor supports 16 protection domains, each of which implements an address space. Each domain has several registers holding stream resource limits and accounting information. By convention, one of the protection domains is reserved for operating system daemons.

A stream runs in exactly one protection domain, denoted by *D*. When one stream activates another using the STREAM\_CREATE operation, the new stream executes in the same protection domain as its creator and therefore inherits all of its creator's job-context. A stream's protection domain *D* is read by the privileged DOMAIN\_IDENTIFIER\_SAVE operation and written by the privileged DOMAIN\_LEAVE operation.

Level

Each protection domain has counters controlling stream resource allocation, a data state descriptor and a program state descriptor describing the data and program address spaces, and eight performance counters.

### 8.3 Stream Resource Control

The seven-bit counter  $SRES_D$  contains the total number of streams reserved in the protection domain by `STREAM_RESERVE` operations. The seven-bit counter  $SCUR_D$  maintains a count of the actual number of streams in use. It is constrained by the hardware to be less than or equal to  $SRES_D$ , is incremented by the `STREAM_CREATE` operation, and is decremented by the `STREAM_QUIT` operation. These counters may also be read by the `STREAM_CUR_SAVE` and `STREAM_RES_SAVE` operations.

The seven-bit counter  $SLIM_D$ , found in the program state descriptor, contains the maximum number of streams reservable by this protection domain.  $SLIM_D$  is an upper bound on  $SRES_D$ , the streams currently reserved the protection domain. The operating system sets  $SLIM_D$  to prevent the protection domain from monopolizing the available streams.

$SLIM_D$  can actually be set below the current value of  $SRES_D$ ; because `STREAM_QUIT` actually decrements  $SRES_D$  as well as  $SCUR_D$ , both will be coerced lower as streams terminate.

### 8.4 Data State Descriptor

There is one data state descriptor per protection domain specifying how the data memory operations are interpreted. It is written using the `DATA_STATE_RESTORE` operation. The descriptor is shown here. Note that the field "retry\_limit" is multiplied by four in use. This factor allows retry limits up to 1024. As with memory addresses, the data map limit must have zeros for the six most significant bits in the current implementation.



Bits	Wd	Field Name	Type	Description
<i>DataStateDescriptor</i>				
63-60	4	domain	Uns	the domain to which this descriptor pertains
59-58	2	min_dkill	Level	data minimum level not killed; if a memory operation is selected for issue, and its stream's privilege level is below field "min_dkill", then it fails with result DR_UNIMPLEMENTED_OP, raising data_prot
57-48	10	0		<i>reserved</i>
47-28	20	limit	DataSegment	data map limit: the largest data segment number available to the domain; see §6.2
27-20	8	retry_limit	Uns	data memory retry limit: bounds the number of times that a memory operation can be retried before failing and raising the data memory retry exception; see §6.1
19	1	0		<i>reserved</i>
18-0	19	base	DataFrame	data map base, added to data segment numbers to yield an offset into local data memory; see §6.2

## 8.5 Program State Descriptor

There is one program state descriptor per protection domain. It contains several kinds of information relating to instruction interpretation within the domain and is written using the PROGRAM\_STATE\_RESTORE operation. This descriptor is defined below:

Program State Descriptor

Bits	Wd	Field Name	Type	Description
<i>ProgramStateDescriptor</i>				
63-60	4	domain	Uns	the domain to which this descriptor pertains
59-58	2	min_pkill	Level	program minimum level not killed: if the privilege level of an issued stream is less than the value in field "min_pkill", then the stream branches to a virtual address set by the scan system, presumably to execute a STREAM_QUIT; after branching, the stream has all traps masked and cannot be pkill'd again
57-56	2	min_psleep	Level	program minimum level not sleeping; if the privilege level of an issued stream is less than the value in field "min_psleep", then all side effects of the instruction are suppressed including counter increments; if both min_pkill and min_psleep are set, psleep has precedence over pkill
<i>ProgramStateDescriptor</i>				
55	1	0		<i>reserved</i>
54	1	priv_t0	Boolean	writing target register T0 is privileged, so that unprivileged streams may not freely change the address of the trap handler; see §9.2
53	1	priv_quit	Boolean	STREAM_QUIT operations become privileged, to provide an opportunity to clear the stream's registers before releasing it to the hardware for reallocation; see §2
52-50	3	0		<i>reserved</i>
49-48	2	allsig	Level	minimum level not signaled: if a stream is selected for issue and its privilege level is less than the value in field "allsig", then the stream will raise the domain signal exception

*ProgramStateDescriptor*

47	1	0			
46-40	7	slim	Uns	<i>reserved</i>	
				stream limit, <i>SLIM<sub>D</sub></i> , which limits the	
				maximum number of streams that	
				may be reserved for this protection do-	
				main. see §8.3	
39-38	2	0		<i>reserved</i>	
37-18	20	limit	PageNumber	program map limit, the largest pro-	
				gram page number available to the do-	
				main: see §7.1	
17	1	0		<i>reserved</i>	
16-0	17	base	ProgFrame	program map base, added to program	
				page numbers to yield an offset into	
				local data memory; see §7.1	

## Chapter 9: Exceptions and Traps

An exception is an unexpected condition raised by an event in the user program, the operating system, or the hardware. The exception register summarizes exceptional conditions and the result code register describes floating-point and memory exceptions more fully.

Exceptions can cause a trap to be triggered the next time the stream is ready for execution. However, a set exception flag will not trigger a trap if that trap has been disabled by one of the trap-disable bits in the trap mask of the ssw. If an exception is raised while its trap is disabled and the trap is later enabled, the trap will be taken then. Once raised, an exception flag remains set until explicitly cleared by software.

Multiple exceptions can occur simultaneously. For example, if a stream uses lookahead to issue two concurrent loads, the two loads can finish together (between instructions of the issuing stream). Suppose one load raises a data trap 0 exception and the other load raises a data trap 1 exception. It is up to the program (usually a trap handler) to decide the order in which such exceptions are processed.

### 9.1 Exceptions

The exception register is manipulated using the privileged EXCEPTION\_SAVE and EXCEPTION\_RESTORE operations. An enumeration for the exceptions is shown below.

Name	Value	Meaning
<i>Exception: Hardware Exceptions</i>		
Ex_Data_HW_Error	57	data memory error or network hardware error
Ex_Prog_HW_Error	56	uncorrectable program memory error
<i>Exception: System Exceptions</i>		
Ex_Instruction_Count	52	instruction count became 0
Ex_Data_Prot	51	data protection
Ex_Prog_Prot	50	program protection
Ex_Poison	49	use of a poisoned register
<i>Exception: Signal Exceptions</i>		
Ex_Domain_Signal	48	domain signal

*Exception: User Exceptions*

Ex_Create	44	stream create exception
Ex_Privileged	43	privileged operation
Ex_Data_Alignment	42	unaligned data exception
Ex_Data_Blocked	41	data memory retry exception or data trap
Ex_Float_Extension	40	float software extension exception

*Exception: Floating-point Exceptions*

Ex_Float_Invalid	36	float invalid operation
Ex_Float_Zero_Divide	35	float zero divide
Ex_Float_Overflow	34	float overflow
Ex_Float_Underflow	33	float underflow
Ex_Float_Inexact	32	float inexact

Of these exceptions, there are four that are raised by an instruction before it can execute. They are `prog_hw_error`, `prog_prot`, `poison`, and `privileged`. If one of these exceptions is raised while it is masked, the stream will hang. If such an exception is raised and is unmasked, the stream will trap with the trap pc (in T0) pointing to the instruction that caused the exception. If possible, the trap handler could apply some "antidote" and then try to execute the instruction again by returning to T0.

Two exceptions are not raised by the instruction at all: `domain_signal` and `instruction_count`. Generally, the trap handler can service the event and return to the program address in T0 to continue. When these exceptions are masked, they are simply ignored.

Most exceptions are caused by the previous instruction. Since that instruction may have contained a jump, its address is lost. Exceptions in this class include create and all the floating-point exceptions.

Presumably, a failing `STREAM_CREATE` could be handled by reserving a stream and then retrying the create. The easiest way to retry the create is to decrement T0 and jump to it. In this case, there could be no jump in the previous operation since a create is a MAC-operation. A masked create exception will be ignored, although no stream will have been created.

On a floating-point exception, the handler may want to examine the source registers, the operation, and the value written to the destination. Sometimes, it will want to place a new value in the destination based on the above information as well as on some global state. Masked floating-point exceptions are simply ignored.

Finally, there are the data exceptions, which may be caused by any of the last eight instructions executed. These are `data_hw_error`, `data_prot`, `data_alignment`, and `data_blocked`. To handle these exceptions, the trap routine should check the data result codes and the corresponding `DATA_OPA` and `DATA_OPD` state.

The exception register is shown below. There is one bit in the upper half of the exception register for each member of the Exception enumeration shown above. Each of these exception bits can cause a trap, but some ssw bit disables that trap; the left-hand column tells which one.

The lower half of the exception register contains the poison flags. A speculative load operation that would otherwise raise an exception as described in §6.4 instead sets the poison flag corresponding to its destination register. These flags do not trigger traps directly, as confirmed by the "no trap"

annotation. Should an instruction use a poisoned register as a source operand, the poison exception will be raised and a trap may then occur. The poisoned register contains a data control descriptor (§6.3), permitting re-execution or diagnosis of the failed load operation by the exception handler.

Trap Disable Bit	Bits	Wd	Field Name	Type	Description
<i>ExceptionRegister: Hardware Exceptions</i>					
	63-58	6	00		<i>reserved</i>
hardware	57	1	data_hw_error	Flag	data memory error or network hardware error; see §6.2
hardware	56	1	prog_hw_error	Flag	uncorrectable program memory error; see §7.1
<i>ExceptionRegister: System Exceptions</i>					
	55-53	3	0		<i>reserved</i>
system	52	1	instruction_count	Flag	instruction count became 0; see §10
system	51	1	data_prot	Flag	data protection level, map limit, segment limit exceeded, unimplemented op, or unimplemented address; see §6.2
system	50	1	prog_prot	Flag	program protection level, limit violation, or unimplemented address; see §7.1
system	49	1	poison	Flag	use of a poisoned register; see §6.4
<i>ExceptionRegister: Signal Exceptions</i>					
domain signal	48	1	domain_signal	Flag	domain signal: set when the stream level is less than the domain signal level; see §8.1
<i>ExceptionRegister: User Exceptions</i>					
	47-45	3	0		<i>reserved</i>
user	44	1	create	Flag	stream create exception: attempt to create more streams than are reserved; see the STREAM.CREATE operation
user	43	1	privileged	Flag	unimplemented or privileged operation; see §3
user	42	1	data_alignment	Flag	unaligned data exception; see §6.1
user	41	1	data_blocked	Flag	data memory retry exception, latency limit exception, or data trap 0 or 1; see §6.1
user	40	1	float_extension	Flag	float software extension; see §5.3

*ExceptionRegister: Floating-point Exceptions*

	39-37	3	0		<i>reserved</i>
float invalid	36	1	float_invalid	Flag	float invalid operation
float zero divide	35	1	float_zero_divide	Flag	float zero divide
float overflow	34	1	float_overflow	Flag	float overflow
float underflow	33	1	float_underflow	Flag	float underflow
float inexact	32	1	float_inexact	Flag	float inexact

*ExceptionRegister: Poison Flags*

(no trap)	31	1	pf31	Flag	poison flag <sub>31</sub>
...	...	...			
(no trap)	1	1	pf1	Flag	poison flag <sub>1</sub>
	0	1	0		<i>reserved</i>

The result code register contains a more detailed description of the results of memory and floating-point operations. The structure of the result code register is described here.

Bits	Wd	Field Name	Type	Description
------	----	------------	------	-------------

*ResultCode**ResultCode: A-unit Float Results*

63-56	8	0		<i>reserved</i>
55-51	5	A_float_result_reg	Reg	previous A-unit result register
50-48	3	A_float_result_code	FloatResultCode	A-unit result code

*ResultCode: C-unit Float Results*

47-40	8	0		<i>reserved</i>
39-35	5	C_float_result_reg	Reg	previous C-unit result register
34-32	3	C_float_result_code	FloatResultCode	C-unit result code

*ResultCode: M-unit Data Results*

31-28	4	dr7	DataResultCode	data result <sub>7</sub>
...	...	...		
3-0	4	dr0	DataResultCode	data result <sub>0</sub>

The FloatResultCode that is stored in field "A\_float\_result\_code" or field "C\_float\_result\_code" is described below. When no exception or only float\_inexact is raised, the result code is set to field "FR\_FG". When float\_invalid, float\_zero\_divide, float\_overflow, or float\_underflow is raised, the result code is set to field "FR\_FX". All other result codes are coupled with the float\_extension exception. The result register field is written whether or not the result code is nonzero.

## FloatResultCode

Name	Value	Meaning
<i>FloatResultCode</i>		
FR_FG	0	float good
FR_IM	3	operand to integer multiply is too large
FR_FX	4	float is exceptional
FR_DZ	5	divide by zero
FR_DR	6	denormalized operand to FLOAT-RECIP_APPROX
FR_DQ	7	denormalized operand to FLOAT-RSQRT_APPROX

Each of the four-bit data result fields in the low-order part of the result code register is written when an M-operation completes and contains one of the values shown below.

Name	Value	Meaning
<i>DataResultCode</i>		
DR_NONE	0	the operation completed successfully
DR_DATA_TRAP0	1	data trap 0 exception
DR_DATA_TRAP1	2	data trap 1 exception
DR_DATA_TRAP01	3	both data trap 0 and data trap 1 exception
DR_RETRY_LIMIT	4	data memory retry exception
DR_LATENCY_LIMIT	5	data memory latency exception
DR_DATA_ALIGNMENT	6	data alignment exception
DR_UNIMPLEMENTED_OP	7	unimplemented operation by DATA-OP_REDO, or aborted by dkill; see §8.4
DR_MAP_LIMIT	8	data map limit exception
DR_PROTECTION_LEVEL	9	data protection level exception
DR_SEGMENT_LIMIT	10	data segment limit exception
DR_UNIMPLEMENTED-ADDRESS	11	data address unimplemented exception
DR_UNCORRECTABLE-ERROR	12	uncorrectable data memory exception

The data result fields in the exception register are normally read by the trap handler to diagnose failing memory operations. Data result code *i* corresponds to the data control descriptor and data retrieved by the DATA\_OPA\_SAVE or DATA\_OPD\_SAVE operations with opno *i*. To simplify trap handling with one or zero failing memory operations, the most recent failing memory operation is relabeled as opno 0.



## 9.2 Traps

A trap exchanges the `ssw.pc` with the contents of target register `T0` and sets `ssw.override` mode in `ssw`. A trap is taken when an exception is raised when its corresponding trap disable bit is clear or a trap disable bit is cleared when a corresponding exception bit is set: see §9.1. A stream that traps does not change its privilege. The trap is lightweight in the sense that only a small amount of state need be saved before control is transferred to a user-supplied exception handler. While the `ssw.override` flag is set, all traps are masked, lookahead is disabled, and the instruction counter is disabled. In addition, all but synchronizing loads, stores, and `int_fetch_adds` will retry forever to prevent spurious retries from causing a nested exception. The trap handler should return to the main program using a `LEVEL_RTN` with the appropriate level. This form of jump will clear `ssw.override` mode, allowing the next instruction to use the true `ssw` mode and trap mask bits.

Operations that set `T0` are supervisor-privileged if field "`priv_t0`" is set in the program state descriptor of the protection domain; this option allows auditing of security-relevant events by a trusted (but not necessarily privileged) trap handler. However, restoration of the trap handler entry point when resuming execution of the interrupted activity must be done at privilege level `LEV_SUPER` or higher if field "`priv_t0`" is set.

Note that a stream can disable all traps, including system and hardware traps, although it may be unwise to do so. Disabling traps will not necessarily stall the processor or the stream. The operating system can easily regain control by raising field "`min_pkill`" in the program state descriptor. If the stream's privilege level is less than field "`min_pkill`", then the stream will branch to a fixed virtual address, generally containing a `STREAM_QUIT`. If a stream were to encounter a `prog_prot`, `prog_hw_err`, or privilege exception after branching in response to `pkill`, hardware diagnostic intervention is necessary to recover the stream.

There are eight trap registers available for the trap handler to use as temporary storage as it saves or restores processor state. Other uses are discouraged. The trap registers are manipulated by the `TRAP_SAVE` and `TRAP_RESTORE` operations. Due to hardware limitations, trap register sets are allocated and deallocated from streams on demand. That is, the first `TRAP_RESTORE` a stream performs will allocate a trap register set. That set will be deallocated when the stream issues a `TRAP_SAVE` of `TR0`. The current implementation provides 32 sets to serve the 128 streams. To protect the operating system, the last trap register set will not be allocated to a user level stream. If a stream tries to allocate a trap register set and fails, that issue is squashed.

Every taken trap counts as a `CNT_TRAP` event.

## Chapter 10: Resource Counters

### 10.1 Instruction Counter

Each stream has a 16-bit unsigned instruction counter that is intended for debugger support. When an instruction issues, the instruction counter is decremented if the field “count\_disable” in the ssw is not set and the counter is not already zero. If the instruction counter becomes zero, then an instruction count exception is raised. The instruction counter is set by the `STREAM-COUNTINST_RESTORE` operation and is read by the `STREAM-COUNTINST` operation.

### 10.2 Protection Domain Counters

Each protection domain maintains eight 64-bit resource counters. These counters are only updated every 256 cycles, which limits their resolution.

#### **instruction issue counter**

The instruction issue counter increments when an instruction issues in the domain. This counter is read by the `COUNTISSUES` operation.

#### **memory reference counter**

The memory reference counter counts the number of memory `LOAD`, `STORE`, `FETCH_ADD`, or `STATE` operations that are issued in the domain. This counter does not count memory retries or additional memory fetches required for forwarding. When divided by instruction issues, this counter provides an indication of the average number of memory references per instruction. This counter is read by the `COUNT_MEMREFS` operation.

#### **stream counter**

The stream counter is incremented every 256 ticks by the contents of the protection domain's `SRES_D` counter. When multiplied by 256 and divided by cycles, this counter provides an indication of the average stream usage of the domain. This counter is read by the `COUNT-STREAMS` operation.

#### **concurrency counter**

The concurrency counter is incremented every 256 ticks by the number of memory operations in the protection domain that have issued but not yet completed. When multiplied by 256 and divided by cycles, this counter provides an indication of the average number of memory operations in progress. This counter is read by the `COUNT_CONCURRENCY` operation.

#### **selectable event counters**

The four selectable event counters can be set to count any four of a sizable number of events. The events counted are selected by the event counter select register, which is set by the supervisor-privileged `COUNT_SELECT_RESTORE` operation and is read by the `COUNT-SELECT_SAVE` operation. The event counter select register has the structure shown here:

Bits	Wd	Field Name	Type	Description
<i>EventSelect</i>				
63-32	32	00000000		<i>reserved</i>
31-24	8	sel_0	CountSource	tag for event counter 0
23-16	8	sel_1	CountSource	tag for event counter 1
15-8	8	sel_2	CountSource	tag for event counter 2
7-0	8	sel_3	CountSource	tag for event counter 3

The value of a selectable event counter is read by the COUNT\_EVENTS operation.

The CountSource tag can be one of the values shown below. Setting the tag to an undefined value has undefined results. Setting the tag to denote a dedicated counter has undefined results.

Name	Value	Meaning
<i>CountSource: other operations</i>		
CNT_M_NOP	0	NOP operations executed by the M-unit
CNT_A_NOP	1	NOP operations executed by the A-unit
CNT_C_NOP	2	NOP operations executed by the C-unit
<i>CountSource: target registers</i>		
CNT_TARGET	3	TARGET set operations (not including TARGET_SAVE)
<i>CountSource: data memory</i>		
CNT_LOAD	4	LOAD operations issued
CNT_STORE	5	STORE operations issued
CNT_INT_FETCH_ADD	6	INT_FETCH_ADD operations issued
CNT_MEM_RETRY	7	memory operations retried, including forwarding
<i>CountSource: floating operations</i>		
CNT_FLOAT_ADD	8	FLOAT_ADD and FLOAT_SUB operations
CNT_FLOAT_MUL	9	FLOAT_ADD_MUL operations
CNT_FLOAT_DIV	10	FLOAT_DIV operations
CNT_FLOAT_SQRT	11	FLOAT_SQRT operations
CNT_FLOAT_TOTAL	12	total floating-point operations
<i>CountSource: branches</i>		
CNT_JUMP_EXPECTED	13	expected JUMP or SKIP path taken
CNT_JUMP_UNEXPECTED	14	unexpected JUMP or SKIP path taken
CNT_TRANSFER_TOTAL	15	sum of all transfer operations

*CountSource: level switches*

CNT_LEVEL	16	LEVEL_ENTER operations
-----------	----	------------------------

*CountSource: traps*

CNT_TRAP	17	traps taken
----------	----	-------------

*CountSource: streams*

CNT_CREATE	18	STREAM_CREATE operations
------------	----	--------------------------

CNT_QUIT	19	STREAM_QUIT operations
----------	----	------------------------

*CountSource: dedicated counters*

CNT_ISSUES	128	
------------	-----	--

CNT_MEMREFS	129	
-------------	-----	--

CNT_STREAMS	130	
-------------	-----	--

CNT_CONCURRENCY	131	
-----------------	-----	--

### 10.3 Processor Counters

Each processor maintains three 64-bit counters.

#### clock

The clock increments once every tick. It is initialized using the hardware scan mechanism during IPL. By convention, the clocks on all processors are synchronized: that is they agree in value. The clock is read by the CLOCK operation.

#### phantom counter

The phantom counter counts the number of instruction issue slots unused by its processor. Normally, an instruction will execute to completion once issued, so that true phantoms are the main source of unused slots. However, some exceptions, such as a poison exception, will cause the triggering instruction to be aborted, "wasting" an issue slot. These aborted instructions count as phantoms as well.

#### ready counter

The ready counter on each processor sums the total number of streams ready at each tick of its processor. However, a stream that issues as soon as it becomes ready will not contribute to this counter. Due to stream scheduling constraints, a ready stream may wait a few cycles before it issues, even on a processor with free issue slots.

## Chapter 11: Operation Descriptions

### 11.1 Notation

A TERA MTA assembly language program has the same syntactic form as a sequence of Lisp expressions. Each instruction has the format:

*(INST lookahead M-operation A-operation C-operation)*

If any of the M-, A-, or C-operations is not specified, then the assembler will fill the missing operation with a NOP. Operations should be specified in order when one of them can be executed by more than one functional unit, e.g. FLOAT\_ADD.

An operation belongs to exactly one *group*. The operations in a group have minor differences, such as in the way operands are addressed, whether the M-, A-, or C-unit does the operation, and so forth. Each page in this section describes an operation group. The following page describes a sample operation group.

(OPERATION_1 <i>operand-template</i> )	$  \begin{array}{cccccccc}  & & & & u & v & 01 & 02 \\  & & & & 54 & 42 & 37 & 32 & 27 & 21 & \dots & 0  \end{array}  $	CLASS
<p>pseudo code description of operation_1</p> <p>{where <i>variable</i> <math>\in</math> <i>set</i>}</p>		
(OPERATION_2 <i>operand-template</i> )	$  \begin{array}{cccccccc}  & & & & u & v & 01 & 03 \\  & & & & 64 & 42 & 37 & 32 & 27 & 21 & \dots & 0  \end{array}  $	CLASS
<p>pseudo code description of operation_2</p> <p>{where <i>variable</i> <math>\in</math> <i>set</i>}</p>		

The operations in this group (here, OPERATION\_1 and OPERATION\_2) are described in more detail in this section.

The CLASS describes the set of M, A, and C instruction fields used by this operation.

An identifier always refers to the same value within the description of an operation. The identifiers *r, s, t, u, v, w, x, y, z* always refer to the contents of a register in a fixed position within the 64-bit instruction. Subscripts on identifiers are bit subscripts. Unless otherwise stated, the range of a subscript is from 63 down to 0. Bit numbers increase from right to left. An identifier denoting an immediate constant is quoted, e.g. '*disp*'. The range of an immediate constant is always constrained by a *where* clause.

The clause "{where *predicate*}" is a *constraint*. The *predicate* is a Boolean function that must be true. The most common constraints bound the range of immediate constants.

The pseudo code description uses a conventional Algol-like language containing flow statements, assignment statements, and expressions, built from operators and operands. Operators are described below. An operand may be a constant (interpreted in base 10); a quoted identifier, such as '*disp*', denoting an immediate value; or a non-quoted identifier, such as *r*, denoting the contents of the register addressed by the value bound to that identifier.

The assembly code prototype for an operation is: "(OPERATION *operand-template*)". The encoding for each operation is described using *fields*. The fields used by an operation are listed from left to right within the word, from bit 63 to bit 0. Each field has two parts. The field *end* is the field's low-order bit number. The field *fill* can be an identifier, which stands for its value; a literal constant, which is represented in hexadecimal; or an ellipses representing "holes" in the object encoding. For example, the encoding for OPERATION\_1 denotes a field starting at bit 41 and ending at bit 37 containing the register number *u*, a field starting at bit 36 and ending at bit 32, containing the register number *v*, a field starting at bit 31 and ending at bit 27 containing the literal value "01<sub>16</sub>", and finally a field starting at bit 26 and ending at bit 21 containing the literal value "02<sub>16</sub>".

For the most part, the order of fields in the object code encoding is the same as the order of fields in assembly language. Deviations from this rule are noted explicitly. In any event, the mapping from assembly to machine code is manifest in the encodings.

## EXAMPLES

An example of how the instruction might be used is given here.

### RAISES

The exceptions that the operation may raise are enumerated here.

### COUNTS AS

The event counters that are incremented by this operation.

## SEE ALSO

The names of related operations and section numbers are given here

## 11.2 Operation Naming Conventions

The mnemonics for operations are chosen according to these general rules.

- The mnemonics for most operations start with the name of the data type being manipulated. The principle exceptions are the STORE family, the SHIFT family, the JUMP family, and the miscellaneous operations dealing with program state. The data type prefixes are shown in Figure 11.1.
- Mnemonics ending with “\_TEST” generate a condition code.
- Mnemonics containing “\_RESTORE” move value(s) from general purpose registers into special registers.
- Mnemonics containing “\_SAVE” move value(s) from special registers into general purpose registers.
- Mnemonics containing “\_IMM” contain a small immediate constant operand. Some of these operations accept one value in the assembly code, but place another value in the object code. For example, INT\_ADD\_IMM takes and adds a value from 1 to 32, but the value put in the object code ranges from 0 to 31; the hardware increments this value to produce the desired sum.
- Mnemonics containing “\_MAP” deal with the program or data map.

data type	what
BIT	a word of bits
BIT_MAT	an 8 * 8 matrix of bits packed into a word
COUNT	a resource count
DATA	M-unit state
DOMAIN	a protection domain
EXCEPTION	an exception
FLOAT	a floating-point number
INT	a signed integer
LEVEL	a privilege level
LOGICAL	a 64-bit wide logical value: 0(false), 1(true) or -1(true).
PTR	a pointer to memory, with access control
STATE	memory access state bits
STREAM	an instruction stream
UNS	an unsigned integer

FIGURE 11.1: Data Type Prefixes



- Mnemonics containing “\_AC” use access control from the operation when computing an address.
- Mnemonics containing “\_INDEX” use scaled indexing when computing an address.
- Mnemonics containing “\_DISP” use scaled displacements when computing an address.

### 11.3 Pseudo-code Operators

Infix operators in expressions have the precedence and associativity customary to the C language. Parentheses are used in complex expressions to avoid confusion. The operator “;” is lowest precedence and separates sequentially executed statements<sup>1</sup>. In addition, the operators shown in Figure 11.2 are used.

---

<sup>1</sup>Note that in ISP “;” means parallel execution of the statements. We adopt the conventional Algol semantics.

—	assignment
store	store to memory
load	load from memory
$\vee$	logical or
$\wedge$	logical and
$\oplus$	logical exclusive-or
+	addition
−	subtraction
*	multiplication
/	division
min	minimum value
max	maximum value
$\sqrt{\phantom{x}}$	square root
tally	the number of 1 bits
$\in$	is a member of
$\gg_a$	shift right, with sign bit filling
$\gg$	shift right, with 0 filling
$\ll$	shift left, with 0 filling
$\rightarrow$	rotate right
$\leftarrow$	rotate left
$[i \dots j]$	range $i, i + 1, \dots, j - 1, j$
$a_i$	bit number $i$ from $a$
$a_r$	bits in the range $r$ from $a$

FIGURE 11.2: Pseudo-code Operators

(BIT\_AND  $t\ u\ v$ ) $t \leftarrow u \wedge v$ 

$$\begin{array}{cccccccccccccccc} 64 & \dots & 47 & 42 & 37 & 32 & 27 & 22 & 17 & 12 & 7 & 2 & 0 \\ t & u & v & 01 & 00 & \dots & 0 \end{array} \quad A$$
(BIT\_AND  $x\ y\ z$ ) $x \leftarrow y \wedge z$ 

$$\begin{array}{cccccccccccccccc} 64 & \dots & 21 & 16 & 11 & 6 & 0 \\ x & y & z & 12 & \dots & 0 \end{array} \quad C$$
(BIT\_AND\_TEST  $t\ u\ v$ ) $t \leftarrow u \wedge v$ 

$$\begin{array}{cccccccccccccccc} 64 & \dots & 47 & 42 & 37 & 32 & 27 & 22 & 17 & 12 & 7 & 2 & 0 \\ t & u & v & 01 & 00 & \dots & 0 \end{array} \quad A$$
(BIT\_AND\_TEST  $x\ y\ z$ ) $x \leftarrow y \wedge z$ 

$$\begin{array}{cccccccccccccccc} 64 & \dots & 21 & 16 & 11 & 6 & 0 \\ x & y & z & 13 & \dots & 0 \end{array} \quad C$$

These operations compute bitwise and.

BIT\_AND\_TEST never generates overflow/NaN or carry.

RAISES

(nothing)

BIT\_AND\_

(BIT\_IMP  $t\ u\ v$ )

$t \leftarrow -u \vee v$

64 ...  $t$   $u$   $v$  07 0C ... 0 A

(BIT\_IMP\_TEST  $t\ u\ v$ )

$t \leftarrow -u \vee v$

64 ...  $t$   $u$   $v$  07 0D ... 0 A

These operations compute bitwise implication.

BIT\_IMP\_TEST never generates overflow/NaN or carry.

RAISES

(nothing)

(BIT\_LEFT\_ONES  $x\ y$ )

$$x \leftarrow \min\{i \mid (y \ll i) \geq 0\}$$

$${}^{64}\dots{}_{21}x\ y\ {}^{04}{}_6{}^{00}{}_0\quad C$$
(BIT\_LEFT\_ONES\_TEST  $x\ y$ )

$$x \leftarrow \min\{i \mid (y \ll i) \geq 0\}$$

$${}^{64}\dots{}_{21}x\ y\ {}^{04}{}_6{}^{01}{}_0\quad C$$
(BIT\_LEFT\_ZEROS  $x\ y$ )

$$x \leftarrow 64 - \min\{i \mid (y \gg i) = 0\}$$

$${}^{64}\dots{}_{21}x\ y\ {}^{05}{}_6{}^{00}{}_0\quad C$$
(BIT\_LEFT\_ZEROS\_TEST  $x\ y$ )

$$x \leftarrow 64 - \min\{i \mid (y \gg i) = 0\}$$

$${}^{64}\dots{}_{21}x\ y\ {}^{05}{}_6{}^{01}{}_0\quad C$$

These operations respectively return the number of consecutive 1- or 0-bits on the left end of the word in  $y$ .

The \_TEST versions of these operations generate carry when the result is 64 and never generate overflow/NaN.

## EXAMPLES

A linear search for the leftmost 0-bit in a contiguous block of words pointed to by  $p$  could be done using the loop shown below. The code returns the bit offset from the leftmost bit of the vector, and assumes that a zero will eventually be found.

```
(LABEL loop) (INST 0 (LOAD n p) (TARGET_DISP t_loop loop) (REG_MOVE bn r0))
              (INST 7 (INT_ADD_IMM p p 8) (BIT_LEFT_ONES_TEST b n))
              (INST 0 (LOAD n p)
                    (INT_ADD bn bn b)
                    (JUMP_IF_C c0 t_loop))
```

RAISES

(nothing)

SEE ALSO

BIT\_RIGHT\_

BIT\_LEFT\_

(BIT\_MASK *t top bot*)
$$\text{for } i \in [0 \dots 63] : t_i \leftarrow (top \geq i) \oplus (i \geq bot) \oplus (top \geq bot)$$

$$\{\text{where } top \in [0 \dots 63], bot \in [0 \dots 63]\}$$

A mask is generated that contains 1-bits from bit positions [*bot* ... *top*] and 0-bits elsewhere. If *top* is less than *bot* then the bit positions set to 1 are [*bot* ... 63], generating a complement mask.

## EXAMPLES

A mask containing ones in bit positions [21 ... 46] and zeros elsewhere is generated by (BIT\_MASK *t* 46 21). Its complement is generated by (BIT\_MASK *t* 20 47).

## RAISES

(nothing)

## SEE ALSO

INT\_IMM

(BIT\_MAT\_OR  $t\ u\ v$ )

for  $i, j \in [0 \dots 7] : t_{8-i+j} = \bigvee_{k=0}^7 (u_{8-i+k} \wedge v_{8-k+j})$

$\begin{matrix} \dots & t & u & v & 10 & 0C & \dots & 0 \\ 64 & 47 & 42 & 37 & 32 & 27 & 21 & \end{matrix} \quad A$

(BIT\_MAT\_TRANSPOSE  $t\ u$ )

for  $i, j \in [0 \dots 7] : t_{8-i+j} = u_{8-j+i}$

$\begin{matrix} \dots & t & u & 1B & 00 & 08 & \dots & 0 \\ 64 & 47 & 42 & 37 & 32 & 27 & 21 & \end{matrix} \quad A$

(BIT\_MAT\_XOR  $t\ u\ v$ )

for  $i, j \in [0 \dots 7] : t_{8-i+j} = \bigoplus_{k=0}^7 (u_{8-i+k} \wedge v_{8-k+j})$

$\begin{matrix} \dots & t & u & v & 11 & 0C & \dots & 0 \\ 64 & 47 & 42 & 37 & 32 & 27 & 21 & \end{matrix} \quad A$

These operations provide the basic support for multiply and transpose of bit matrices. Each byte of a word represents a row of an  $8 \times 8$  matrix. Matrices of arbitrary size can be represented as matrices of  $8 \times 8$  blocks.

## EXAMPLES

The word  $8040201008040201_{16}$  is the identity matrix. For either BIT\_MAT\_XOR or BIT\_MAT\_OR the matrix  $0102040810204080_{16}$  in  $u$  will reverse the bytes in  $v$ , leaving the bit order unchanged.

The same matrix in  $v$  will reverse the bits in each byte of  $u$ , leaving the byte order unchanged.

## RAISES

(nothing)

## SEE ALSO

BIT\_OR, BIT\_AND, BIT\_XOR

BIT\_MAT\_

... *t u v w* 26 ... A  
64 47 42 37 32 27 21 ... 0

... t u v w 27 ... A  
64 47 42 37 32 27 21 0

BIT\_MERGE\_



(BIT\_NAND  $t\ u\ v$ )

$t \leftarrow \neg(u \wedge v)$

64 ...  $t$   $u$   $v$  06 0C ... 0 A

(BIT\_NAND\_TEST  $t\ u\ v$ )

$t \leftarrow \neg(u \wedge v)$

64 ...  $t$   $u$   $v$  06 0D ... 0 A

These operations compute bitwise negated and.

BIT\_NAND\_TEST never generates overflow/NaN or carry.

RAISES

(nothing)

BIT\_NAND\_

(BIT\_NIMP  $t\ u\ v$ )

$t \leftarrow u \wedge \neg v$

64... 47 42 37 32 27 22 17 12 7 2 0 A

(BIT\_NIMP  $x\ y\ z$ )

$x \leftarrow y \wedge \neg z$

64... 21 16 11 6 0 C

(BIT\_NIMP\_TEST  $t\ u\ v$ )

$t \leftarrow u \wedge \neg v$

64... 47 42 37 32 27 22 17 12 7 2 0 A

(BIT\_NIMP\_TEST  $x\ y\ z$ )

$x \leftarrow y \wedge \neg z$

64... 21 16 11 6 0 C

These operations compute bitwise negated implication.

BIT\_NIMP\_TEST never generates overflow/NaN or carry.

RAISES

(nothing)

(BIT\_NOR  $t\ u\ v$ )

$t \leftarrow \neg(u \vee v)$

64 ...  $t$   $u$   $v$  04 0C ... 0 A

(BIT\_NOR\_TEST  $t\ u\ v$ )

$t \leftarrow \neg(u \vee v)$

64 ...  $t$   $u$   $v$  04 0D ... 0 A

These operations compute bitwise negated or.

BIT\_NOR\_TEST never generates overflow/NaN or carry.

RAISES

(nothing)

BIT\_NOR\_

(BIT_ODD_AND $t\ u\ v$ )	$t \leftarrow (-1) * \bigoplus_{j=0}^{63} u_j \wedge v_j$	$\begin{matrix} \dots & t & u & v & 09 & 0C & \dots & 0 \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 \end{matrix}$	A
(BIT_ODD_AND_TEST $t\ u\ v$ )	$t \leftarrow (-1) * \bigoplus_{j=0}^{63} u_j \wedge v_j$	$\begin{matrix} \dots & t & u & v & 09 & 0D & \dots & 0 \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 \end{matrix}$	A
(BIT_ODD_NIMP $t\ u\ v$ )	$t \leftarrow (-1) * \bigoplus_{j=0}^{63} u_j \wedge \neg v_j$	$\begin{matrix} \dots & t & u & v & 08 & 0C & \dots & 0 \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 \end{matrix}$	A
(BIT_ODD_NIMP_TEST $t\ u\ v$ )	$t \leftarrow (-1) * \bigoplus_{j=0}^{63} u_j \wedge \neg v_j$	$\begin{matrix} \dots & t & u & v & 08 & 0D & \dots & 0 \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 \end{matrix}$	A
(BIT_ODD_OR $t\ u\ v$ )	$t \leftarrow (-1) * \bigoplus_{j=0}^{63} u_j \vee v_j$	$\begin{matrix} \dots & t & u & v & 0B & 0C & \dots & 0 \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 \end{matrix}$	A
(BIT_ODD_OR_TEST $t\ u\ v$ )	$t \leftarrow (-1) * \bigoplus_{j=0}^{63} u_j \vee v_j$	$\begin{matrix} \dots & t & u & v & 0B & 0D & \dots & 0 \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 \end{matrix}$	A
(BIT_ODD_XOR $t\ u\ v$ )	$t \leftarrow (-1) * \bigoplus_{j=0}^{63} u_j \oplus v_j$	$\begin{matrix} \dots & t & u & v & 0A & 0C & \dots & 0 \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 \end{matrix}$	A
(BIT_ODD_XOR_TEST $t\ u\ v$ )	$t \leftarrow (-1) * \bigoplus_{j=0}^{63} u_j \oplus v_j$	$\begin{matrix} \dots & t & u & v & 0A & 0D & \dots & 0 \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 \end{matrix}$	A

These operations do a two-operand bitwise operation and compute the parity of the result. The value stored in  $t$  is either all 1's or all 0's.

## RAISES

(nothing)

(BIT\_OR  $t\ u\ v$ ) $t \leftarrow u \vee v$ 

$$\begin{array}{cccccccccccccccc} & & & & t & u & v & 03 & 0C & & & & & & & & A \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{array}$$
(BIT\_OR  $x\ y\ z$ ) $x \leftarrow y \vee z$ 

$$\begin{array}{cccccccccccccccc} & & & & x & y & z & 16 & & & & & & & & & C \\ 64 & \dots & 21 & 16 & 11 & 6 & & 0 \end{array}$$
(BIT\_OR\_TEST  $t\ u\ v$ ) $t \leftarrow u \vee v$ 

$$\begin{array}{cccccccccccccccc} & & & & t & u & v & 03 & 0D & & & & & & & & A \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{array}$$
(BIT\_OR\_TEST  $x\ y\ z$ ) $x \leftarrow y \vee z$ 

$$\begin{array}{cccccccccccccccc} & & & & x & y & z & 17 & & & & & & & & & C \\ 64 & \dots & 21 & 16 & 11 & 6 & & 0 \end{array}$$

These operations compute bitwise or.

BIT\_OR\_TEST never generates overflow/NaN or carry.

RAISES

(nothing)

BIT\_OR\_



(BIT\_RIGHT\_ONES  $x\ y$ )

$x \leftarrow \min\{i \mid (y \gg i) \text{ is even}\}$

$64 \dots 21 \quad x \quad y \quad 06 \quad 00_0 \quad C$

(BIT\_RIGHT\_ONES\_TEST  $x\ y$ )

$x \leftarrow \min\{i \mid (y \gg i) \text{ is even}\}$

$64 \dots 21 \quad x \quad y \quad 06 \quad 01_0 \quad C$

(BIT\_RIGHT\_ZEROS  $x\ y$ )

$x \leftarrow 64 - \min\{i \mid (y \ll i) = 0\}$

$64 \dots 21 \quad x \quad y \quad 07 \quad 00_0 \quad C$

(BIT\_RIGHT\_ZEROS\_TEST  $x\ y$ )

$x \leftarrow 64 - \min\{i \mid (y \ll i) = 0\}$

$64 \dots 21 \quad x \quad y \quad 07 \quad 01_0 \quad C$

These operations respectively return the number of consecutive 1- or 0-bits on the right end of the word in  $y$ .

The \_TEST versions of these operations generate carry when the result is 64 and never generate overflow/NaN.

RAISES

(nothing)

SEE ALSO

BIT\_LEFT\_

BIT\_RIGHT\_

(BIT\_TALLY  $t$   $u$ )

$$t = \sum_{j=0}^{63} u_j$$

64 ...  $t$   $u$  00 OF OC ... 0 A

(BIT\_TALLY\_TEST  $t$   $u$ )

$$t = \sum_{j=0}^{63} u_j$$

64 ...  $t$   $u$  00 OF OD ... 0 A

These operations count the number of 1-bits in the  $u$  register value. The \_TEST versions never generate overflow/NaN and generate carry when  $t = 1$ .

RAISES

(nothing)





(BIT\_XNOR *t u v*)

$t \leftarrow \neg(u \oplus v)$

64 ... *t* *u* *v* 05 0C ... A

(BIT\_XNOR\_TEST *t u v*)

$t \leftarrow \neg(u \oplus v)$

64 ... *t* *u* *v* 05 0D ... A

These operations compute bitwise negated exclusive-or.

BIT\_XNOR\_TEST never generates overflow/NaN or carry.

RAISES

(nothing)

(BIT\_XOR  $t\ u\ v$ )

$$t - u \oplus v$$

$$\begin{matrix} & & t & u & v & 02 & 0C & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$
(BIT\_XOR  $x\ y\ z$ )

$$x - y \oplus z$$

$$\begin{matrix} & & x & y & z & 14 & \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad C$$
(BIT\_XOR\_TEST  $t\ u\ v$ )

$$t - u \oplus v$$

$$\begin{matrix} & & t & u & v & 02 & 0D & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$
(BIT\_XOR\_TEST  $x\ y\ z$ )

$$x - y \oplus z$$

$$\begin{matrix} & & x & y & z & 15 & \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad C$$

These operations compute bitwise exclusive-or.

BIT\_XOR\_TEST never generates overflow/NaN or carry.

RAISES

(nothing)

BIT\_XOR\_



(CLOCK  $x\ y$ ) $x$  — clock —  $y$ 

$$\begin{matrix} & & & & x & y & 19 & 00 & & C \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 & & & \end{matrix}$$

This operation returns the contents of the 64-bit clock register, which increments by one on each clock tick. Normally, the clock register contents are synchronized across all processors in a system.

RAISES

(nothing)

SEE ALSO

§10.3

CLOCK

(COUNT_CONCURRENCY <i>t</i> )	$\begin{array}{cccccccc} & & & t & 0 & 1B & 13 & 08 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & \end{array}$	A
$t \leftarrow (\text{concurrency counter})_D$		
(COUNT_EVENTS <i>t ec</i> )	$\begin{array}{cccccccc} & & & t & 0 & 1B & 5 & ec & 08 & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 29 & 27 & 21 & \dots & 0 & \end{array}$	A
$t \leftarrow (\text{event counter at } ec)_D$		
(COUNT_ISSUES <i>t</i> )	$\begin{array}{cccccccc} & & & t & 0 & 1B & 10 & 08 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & \end{array}$	A
$t \leftarrow (\text{instruction issue counter})_D$		
(COUNT_MEMREFS <i>t</i> )	$\begin{array}{cccccccc} & & & t & 0 & 1B & 11 & 08 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & \end{array}$	A
$t \leftarrow (\text{memory reference counter})_D$		
(COUNT_STREAMS <i>t</i> )	$\begin{array}{cccccccc} & & & t & 0 & 1B & 12 & 08 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & \end{array}$	A
$t \leftarrow (\text{stream counter})_D$		

These operations read one of the eight counters in the protection domain *D* of the executing stream. The four event counters each can be set independently to one of the count sources by the supervisor-privileged COUNT\_SELECT\_RESTORE operation. Each event counter has an eight-bit CountSource tag that determines what is to be counted. These tags are packed in the count\_select register. A description of the counters and the encoding of the CountSource tag is described in §10.2.

RAISES

(nothing)

SEE ALSO

COUNT\_SELECT\_RESTORE, CLOCK, STREAM\_COUNT\_INST

(COUNT\_SELECT\_RESTORE  $u$ )

(event counter select)<sub>D</sub> ←  $u$

... 0 0  $u$  00 10 0A ... A  
64 47 44 42 37 32 27 21 0

(COUNT\_SELECT\_SAVE  $t$ )

$t$  ← (event counter select)<sub>D</sub>

...  $t$  00 1B 1C 08 ... A  
64 47 42 37 32 27 21 0

These operations allow the event counter select register to be read and written. The COUNT\_SELECT\_RESTORE operation requires supervisor privilege. This register contains the four select tags for the programmable event counters, described in §10.2.

RAISES

privileged

SEE ALSO

COUNT\_

COUNT\_SELECT\_

64... 1 0 1B 18 08... A

(COUNT\_READY t)

64 . . . t 0 1B 19 08 . . . A  
47 42 37 32 27 21 0

$$t - (\text{processor ready counter})$$

These operations read the processor's phantom and ready counters. The phantom counter sums the number of ticks where no stream was ready, so that the processor utilization may be measured. The ready counter sums the number of ready but not issuing streams at each tick, so that the average ready pool size and average waiting time may be measured.

(nothing)

CLOCK



(DATA\_MAP\_FLUSH s)

64 . . . 0 S F . . . 00 00 02 02 MC  
61 56 51 47 . . . 21 16 11 6 0

flush (data map at  $s$ ) from data map cache

(DATA\_MAP\_FLUSH\_ANY s)

... 0 s F ... 00 00 03 02 MC  
64 61 56 51 47 21 16 11 6 0

flush any (data map at  $s$ ) from data map cache

These are supervisor-privileged operations to maintain consistency in the data address translation cache.

The domain in Bits 63–60 and segment in Bits 41–28 of *s* address the data map entry; other bits of *s* are ignored. A violation of the map limit will not raise a data map limit exception. The `DATA_MAP_FLUSH` operation is used to flush a single map entry, as after changing the data map in data memory. The `DATA_MAP_FLUSH_ANY` operation is used to flush any map entry for the specified domain from the cache. Since the cache is not fully associative, up to 512 flushes may be required—each flush should specify a different segment modulo 512. See §6.2.

These operations are subject to the `min_dkill` level (see §8.4) based on the domain. Therefore, it may be necessary to perform a `DATA_STATE_RESTORE` on the specified domain prior to flushing.

RAISES

data\_prot, privileged

SEE ALSO

PROGRAM\_MAP\_

DATA\_MAP\_

(DATA_OPA_SAVE $r$ $opno$ )	$\begin{matrix} & & r & 00 & F & & 00 & 00 & 0 & opno & 04 \\ 64 & \dots & 61 & 56 & 51 & 47 & 23 & 16 & 11 & 9 & 6 \end{matrix}$	MC
$r$ — address state of operation $opno$		
(DATA_OPD_SAVE $r$ $opno$ )	$\begin{matrix} & & r & 00 & F & & 00 & 00 & 1 & opno & 04 \\ 64 & \dots & 61 & 56 & 51 & 47 & 23 & 16 & 11 & 9 & 6 \end{matrix}$	MC
$r$ — data state of operation $opno$		
(DATA_OP_REDO $r$ $s$ )	$\begin{matrix} & & r & s & F & & 00 & 00 & 10 & 04 \\ 64 & \dots & 61 & 56 & 51 & 47 & 23 & 16 & 11 & 6 & 0 \end{matrix}$	MC
perform memory operation in $s$ with data to or from $r$		

These operations save and (re)execute failed memory references. They are normally used by trap handlers. A stream may have eight memory references pending in the M-unit. Each reference is described by two words. One word contains the data value (if any), and the other contains address and control information. The data value must be read after the address word. The eight data result fields of the result code register describe which of these memory references are exceptional after a trap.

DATA\_OPA\_SAVE retrieves a Data Control Descriptor containing address and control information from the M-unit for the operation denoted by  $opno$  and places that information into register  $r$  (see §6.3). To allow an  $opno$  of zero to select the descriptor which must be saved first, the lookahead index is added to  $opno$  modulo eight. DATA\_OPD\_SAVE retrieves the corresponding data from the M-unit for the operation denoted by  $opno$  and places that information into register  $r$ . Note that DATA\_OPA\_SAVE must be performed before DATA\_OPD\_SAVE for each  $opno$ .

The DATA\_OP\_REDO operation re-executes an M-unit operation, given a Data Control Descriptor in register  $s$  and the corresponding data in register  $r$ . The “original” register number in field “dest.-reg” of  $s$  is ignored; a load operation will place its result in register  $r$ . DATA\_OP\_REDO raises data memory exceptions (and otherwise behaves) just as the “original” operation, as described by  $r$  and  $s$ , would have. If the value in  $s$  does not indicate one of the defined operations for the Data Control Descriptor, a data\_prot exception is raised, and the result code is set to DR\_UNIMPLEMENTED\_OP.

Since the value of  $s$  must be interpreted before it is known whether the DATA\_OP\_REDO operation will actually read or write  $r$ , poison is checked for reading  $r$ .

## RAISES

data\_prot, data\_alignment, data\_blocked

## SEE ALSO

EXCEPTION\_, RESULTCODE\_, §6.3

(DATA\_STATE\_RESTORE  $s$ )
$$\begin{array}{cccccccccccccccc} & & & & 0 & s & F & & & & 00 & 00 & 04 & 02 & & MC \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 & & & & \end{array}$$
(data state descriptor for domain in  $s$ ) —  $s$ 

This supervisor-privileged operation is used to set the data state descriptor.

The value  $s$  is the data state descriptor: see §8.4. The Bits 63–60 of  $s$  specify the protection domain, i.e. the data state descriptor is self-tagged.

RAISES

privileged

SEE ALSO

PROGRAMSTATE\_

DATA\_STATE\_

**(DOMAIN\_ENTER)**

$$\begin{array}{cccccccc} & & 0 & 0 & 00 & 00 & 0D & 0A & \dots & A \\ 64 & \dots & 47 & 44 & 42 & 37 & 32 & 27 & 21 & 0 \end{array}$$

```

if limbo > 0 then
    limbo ← limbo - 1;
    SRESD ← SRESD + 1;
    SCURD ← SCURD + 1;
else
    raise create exception
end

```

**(DOMAIN\_LEAVE *u*)**

$$\begin{array}{cccccccc} & & 0 & 0 & u & 00 & 0C & 0A & \dots & A \\ 64 & \dots & 47 & 44 & 42 & 37 & 32 & 27 & 21 & 0 \end{array}$$

```

limbo ← limbo + 1;
SCURD ← SCURD - 1;
SRESD ← SRESD - 1;
D ← u;
if limbo ≥ 128 then
    raise create exception
end

```

These are a supervisor-privileged operations to change protection domains. No lookahead is allowed across a DOMAIN\_LEAVE/DOMAIN\_ENTER pair.

Executing a DOMAIN\_LEAVE, DOMAIN\_ENTER sequence will change the domain to the specified value. The protection domain *D* of the stream changes to that specified in Bits 3-0 of register *u*. The current pc address in the ssw must map to the same page in both the new and old domains.

The create exception protects against a DOMAIN\_ENTER without a matching DOMAIN\_LEAVE, or too many domain changes in progress at once.

**RAISES**

privileged, create

**SEE ALSO**

LEVELRTN

(DOMAIN\_IDENTIFIER\_SAVE  $t$ )

$\begin{matrix} & & & t & 08 & 00 & 00 & 00 & & & A \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$

$t$  — D, the current protection domain identifier

This is a supervisor-privileged operation used to retrieve the identity of the current protection domain D.

RAISES

privileged

DOMAIN\_ID\_

(EXCEPTION\_RESTORE u)

... 0 0 2 00 09 0A ... A  
64 47 44 42 37 22 27 21 0

EXCEPTION — u

(EXCEPTION\_SAVE  $x$ )

... x 00 1C 00 C  
64 21 16 11 6 0

x - EXCEPTION

These operations manipulate the exception register, which contains the exception bits that record unusual and possibly significant events resulting from instruction execution. Every exception bit causes a trap unless that trap is disabled by the appropriate bit in the trap mask of the ssw.

Additional information about the most recent floating-point and memory exceptions are found in the result code register.

RAISES

(nothing)


SEE ALSO

## RESULTCODE\_ §9.1



(FLOAT\_ADD t u v)


t ← u + v, floating point



A

(FLOAT\_ADD x y z)

x ← y + z, floating point



C

This operation computes the floating-point sum of two numbers.

RAISES

float\_invalid, float\_overflow, float\_inexact

COUNTS AS

CNT\_FLOAT\_ADD, CNT\_FLOAT\_TOTAL

SEE ALSO

FLOAT\_ADD\_MUL



(FLOAT\_ADD\_MUL *t u v w*)

64... 47 42 *t* *u* *v* *w* 30 27 21... 0 A

$t = u + v * w$ , floating point

This operation does a floating-point multiply followed by a floating-point add, counting as two floating-point operations. If *u* is register 0, only a floating-point multiply is performed (to preserve the sign of a zero result).

Only one rounding operation is performed, enhancing accuracy and greatly facilitating doubled precision operations.

#### RAISES

float\_invalid, float\_overflow, float\_inexact, float\_underflow

#### COUNTS AS

CNT\_FLOAT\_MUL, CNT\_FLOAT\_ADD if *u* ≠ 0, CNT\_FLOAT\_TOTAL

#### SEE ALSO

FLOAT\_ADD, FLOAT\_SUB\_MUL, FLOAT\_SUB\_MUL\_REV, INT\_ADD\_MUL, §12.4

FLOAT\_ADD\_MUL\_

(FLOAT\_APPROX\_RESTORE  $y$ )
$$\begin{array}{ccccccc} & & & & 00 & y & 01 & 00 & C \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 & & \end{array}$$

```

index ← y51...45
for i ∈ [0...7] :
    rbasei ← y2+i
    qbasei ← y2+i+1
for i ∈ [8...15] :
    rbasei ← y2+i+2
    qbasei ← y2+i+3
rbase16 ← y36
qbase16 ← y37
for i ∈ [0...2] :
    rslopei ← y2+i+38
    qslopei ← y2+i+39
for i ∈ [3...6] :
    rslopei ← y2+i+46
    qslopei ← y2+i+47
recip baseindex ← rbase
rsqrt baseindex ← qbase
recip slopeindex ← rslope
rsqrt slopeindex ← qslope

```

{where  $y_{16} = \text{parity}(\text{rbase}_{0..7})$ ,  $y_{17} = \text{parity}(\text{qbase}_{0..7})$ ,  
 $y_{34} = \text{parity}(\text{rbase}_{8..15})$ ,  $y_{35} = \text{parity}(\text{qbase}_{8..15})$ ,  
 $y_{60} = \text{parity}(\text{rbase}_{16}|\text{rslope})$ ,  $y_{61} = \text{parity}(\text{qbase}_{16}|\text{qslope})$ }

This IPL-privileged operation is used to initialize the floating-point reciprocal and reciprocal square root approximation tables.

RAISES

(nothing)

SEE ALSO

FLOAT\_RECIP\_APPROX, FLOAT\_RSQRT\_APPROX

(FLOAT\_CMP\_TEST  $t\ u\ v$ )

$t \leftarrow u - v$ , floating point

64 ... 47 42 37 32 27 21 16 11 0F ... 0 A

(FLOAT\_CMP\_TEST  $x\ y\ z$ )

$x \leftarrow y - z$ , floating point

64 ... 21 16 11 6 0F 0 C

This operation computes floating-point comparison.

FLOAT\_CMP\_TEST generates overflow/NaN if either operand is NaN, and raises `float_invalid`. The condition code is zero if the two operands are equal, negative if the first ( $u \vee y$ ) is less than the second ( $v \vee z$ ), and positive if the first is greater than the second. Carry is set if and only if  $v \vee z$  is NaN.

RAISES

`float_invalid`

COUNTS AS

CNT\_FLOAT\_ADD, CNT\_FLOAT\_TOTAL

SEE ALSO

FLOAT\_MAX\_TEST, FLOAT\_MIN\_TEST, §5.1

FLOAT\_CMP\_

(FLOAT\_DIV  $t\ u\ v\ w$ )
$$\begin{matrix} & & & & t & u & v & w & 1E & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 22 & 17 & 12 & 7 & 2 & \dots & 0 \end{matrix} \quad A$$
 $t \leftarrow u + v * w$ , floating point

This operation is used to complete the floating-point division of  $u$  by  $v$ . The reciprocal in  $w$  is a SpecialFloat64 as delivered by FLOAT\_ITER. The inexact exception arising from the division of two floating-point numbers will be raised by this operation.

## RAISES

float\_overflow, float\_underflow, float\_inexact

## COUNTS AS

CNT\_FLOAT\_DIV, CNT\_FLOAT\_TOTAL

## SEE ALSO

FLOAT\_DIV\_APPROX, §12.5

(FLOAT\_DIV\_APPROX *t u v w*)

64 ... *t* *u* *v* *w* 3A ... 0 A

*exp* — unbiased exponent of *u*;

*t* —  $v * w / 2^{exp-52}$ , floating point, round to nearest

(FLOAT\_SQRT\_APPROX\_TEST *t u v w*)

64 ... *t* *u* *v* *w* 3B ... 0 A

*exp* — unbiased exponent of *u*;

*t* —  $v * w / 2^{\lceil exp/2 \rceil}$ , floating point, round to nearest

These operations perform a floating-point multiply of SpecialFloat64 *w* with Float64 *v*, with round to nearest. They are used for floating-point division and square root computation. A `float_invalid` exception is raised for 0/0, infinity/infinity, and square root of negative. A `float_inexact` exception is raised only in conjunction with `float_overflow`. The condition code produced by `FLOAT_SQRT_APPROX_TEST` is undefined.

## RAISES

`float_invalid`, `float_zero_divide`, `float_overflow`, `float_inexact`

## COUNTS AS

CNT\_FLOAT\_TOTAL

## SEE ALSO

`FLOAT_DIV`, `FLOAT_SQRT`, `FLOAT_ITER`, §12.5

`FLOAT_DIV_APPROX`

... t u v w 3C ... A

$$t = (u - v * w) / 2^{\text{exp} - 52}, \text{ floating point, round to nearest}$$

... t u v w 3D ... A  
64 47 42 37 32 27 21 0

$$t = 0.5 * (u - v * w) / 2^{\lfloor \exp/2 \rfloor}, \text{ floating point, round to nearest}$$

`FLOAT_DIV_ERROR` returns a zero with the sign of  $u$  when  $u$  is infinity or NaN, or  $v$  is infinity, NaN, or zero, or  $w$  is infinity or NaN. When the rounded result would be zero and inexact, it is rounded away from zero to produce the minimum denorm floating-point number. `FLOAT_SQRT_ERROR_TEST` returns a positive zero when  $v$  is infinity, NaN, or zero. The condition code produced is undefined.

(nothing)

CNT\_FLOAT\_TOTAL

## FLOAT\_DIV, FLOAT\_SQRT, FLOAT\_ITER, §12.5

**FLOAT\_DIV\_ERROR**

(FLOAT\_INT  $t$   $u$ )
$$\begin{array}{cccccccccccccccc} & & & & t & u & 18 & 1E & 08 & & & & & & & & A \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & & & & & & & \end{array}$$
 $t$  — float of integer  $u$ 

This operation converts an integer into a floating-point number, rounding according to the current rounding mode in the ssw.

RAISES

float\_inexact

SEE ALSO

FLOAT\_UN

FLOAT\_INT\_

(FLOAT\_ITER  $t\ u\ v\ w$ )

$64 \dots t_{47} u_{47} v_{37} w_{27} 38 \dots 0$  A

$t \leftarrow u + v * w$ , floating point, round to nearest

In use,  $u$  and  $w$  are an extended precision (SpecialFloat64) reciprocal whose accuracy is increased by cancelling out the relative error given by the floating-point number  $v$ . The result is stored as a SpecialFloat64. FLOAT\_ITER is used in both floating-point and integer division and square root computations.

RAISES

(nothing)

SEE ALSO

FLOAT\_RECIP\_APPROX, FLOAT\_DIV\_APPROX, §12.5



(FLOAT\_MAX *t u v*)*t* ← max(*u*, *v*), floating point
$$\begin{array}{cccccccccccccccccccc} & \dots & & t & u & v & 13 & 0E & \dots & & & & & & & & & & & A \\ & 64 & & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & & & & & & & & & \end{array}$$
(FLOAT\_MAX\_TEST *t u v*)*t* ← max(*u*, *v*), floating point
$$\begin{array}{cccccccccccccccccccc} & \dots & & t & u & v & 13 & 0F & \dots & & & & & & & & & & & A \\ & 64 & & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & & & & & & & & & \end{array}$$

These operations select the larger of the two floating-point operands. If both operands are NaN, *u* is selected; if only one is NaN, the other (non-NaN) operand is selected. If both operands are zero, a positive zero is selected if one is present. See §5.1.

FLOAT\_MAX\_TEST generates overflow/NaN if either operand is NaN. The condition code is zero if the two operands are equal, negative if the first (*u*) is less than the second (*v*), and positive if the first is greater than the second. Carry is set if and only if *v* is NaN.

RAISES

(nothing)

COUNTS AS

CNT\_FLOAT\_TOTAL

SEE ALSO

FLOAT\_MIN, SELECT\_FLOAT, INT\_MAX

FLOAT\_MAX\_

(FLOAT\_MIN *t u v*)*t* — min(*u*, *v*), floating point
$$\begin{array}{cccccccccccccccc} & & & & t & u & v & 12 & 0E & & & & & & & & & A \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{array}$$
(FLOAT\_MIN\_TEST *t u v*)*t* — min(*u*, *v*), floating point
$$\begin{array}{cccccccccccccccc} & & & & t & u & v & 12 & 0F & & & & & & & & & A \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{array}$$

These operations select the smaller of the two floating-point operands. If both operands are NaN, *u* is selected; if only one is NaN, the other (non-NaN) operand is selected. See §5.1.

FLOAT\_MIN\_TEST generates overflow/NaN if either operand is NaN. The condition code is zero if the two operands are equal, negative if the first (*u*) is less than the second (*v*), and positive if the first is greater than the second. Carry is set if and only if *v* is NaN. If both operands are zero, a negative zero is selected if one is present.

RAISES

(nothing)

COUNTS AS

CNT\_FLOAT\_TOTAL

SEE ALSO

FLOAT\_MAX, SELECT\_FLOAT, INT\_MIN

(FLOAT\_MMAX *t u v*)

64 ... <sup>t</sup> <sup>u</sup> <sup>v</sup> 15 OE ... 0 A

*t* — if  $\text{abs}(u) \geq \text{abs}(v)$  then *u* else *v* end, floating point

(FLOAT\_MMAX\_TEST *t u v*)

64 ... <sup>t</sup> <sup>u</sup> <sup>v</sup> 15 OF ... 0 A

*t* — if  $\text{abs}(u) \geq \text{abs}(v)$  then *u* else *v* end, floating point

These operations select the larger in magnitude of the two floating-point operands. If both operands are NaN, *u* is selected; if only one is NaN, the other (non-NaN) operand is selected. If the operands have equal magnitude, *u* is selected.

FLOAT\_MMAX\_TEST generates overflow/NaN if either operand is NaN. The condition code is zero if the two operands are equal in magnitude, negative if the first (*u*) is smaller than the second (*v*), and positive if the first is larger than the second. Carry is set if and only if *v* is NaN.

RAISES

(nothing)

COUNTS AS

CNT\_FLOAT\_TOTAL

SEE ALSO

FLOAT\_MIN, SELECT\_FLOAT, FLOAT\_MAX

FLOAT\_MMAX\_

(FLOAT\_MMIN *t u v*) 64 ... 47 42 *t* *u* *v* 14 OE 27 21 ... 0 A

*t* — if  $\text{abs}(u) < \text{abs}(v)$  then *u* else *v* end, floating point

(FLOAT\_MMIN\_TEST *t u v*) 64 ... 47 42 *t* *u* *v* 14 OF 27 21 ... 0 A

*t* — if  $\text{abs}(u) < \text{abs}(v)$  then *u* else *v* end, floating point

These operations select the smaller in magnitude of the two floating-point operands. If both operands are NaN, *v* is selected; if only one is NaN, the other (non-NaN) operand is selected. If the operands have equal magnitude, *v* is selected.

FLOAT\_MMIN\_TEST generates overflow/NaN if either operand is NaN. The condition code is zero if the two operands are equal in magnitude, negative if the first (*u*) is smaller than the second (*v*), and positive if the first is larger than the second. Carry is set if and only if *v* is NaN.

RAISES

(nothing)

COUNTS AS

CNT\_FLOAT\_TOTAL

SEE ALSO

FLOAT\_NMAX, SELECT\_FLOAT, FLOAT\_MIN

(FLOAT\_MUL\_LOWER  $t\ u\ v\ w$ )
$$\begin{array}{cccccccccccccccccccc} & & & & t & u & v & w & 34 & & & & & & & & & A \\ & & & & 47 & 42 & 37 & 32 & 27 & 21 & & & & & & & & 0 \end{array}$$
 $t = v * w - u$ . floating point

This operation performs a floating-point multiply followed by a floating-point subtraction. It differs from FLOAT\_SUB\_MUL\_REV in the response to exceptions. In particular, when  $u$ ,  $v$ , or  $w$  is infinity or NaN, the result is zero with no exception. Normally, an infinity or NaN would be returned and an exception possibly raised. In particular, if  $v * w$  rounds to infinity and  $u$  is that infinity, 0 rather than NaN is generated in  $t$  and no exception is raised.

Only one rounding operation is performed, enhancing accuracy and greatly facilitating doubled precision operations.

## RAISES

float\_underflow, float\_overflow, float\_inexact

## COUNTS AS

CNT\_FLOAT\_MUL, CNT\_FLOAT\_ADD if  $u \neq 0$ , CNT\_FLOAT\_TOTAL

## SEE ALSO

§12.4

FLOAT\_MUL\_LOWER

(FLOAT\_RECIP\_APPROX  $x\ y$ )
$$\begin{matrix} & & & & x & y & 0C & 00 & & \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 & 0 & & \\ & & & & & & & & & C \end{matrix}$$
 $exp \leftarrow$  unbiased exponent of  $y$ ; $x \leftarrow$  an approximation to  $2^{exp-52}/y$ , floating point(FLOAT\_RECIP\_APPROX\_TEST  $x\ y$ )
$$\begin{matrix} & & & & x & y & 0C & 01 & & \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 & 1 & & C \end{matrix}$$
 $exp \leftarrow$  unbiased exponent of  $y$ ; $x \leftarrow$  an approximation to  $2^{exp-52}/y$ , floating point(FLOAT\_RSQRT\_APPROX  $x\ y$ )
$$\begin{matrix} & & & & x & y & 0D & 00 & & \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 & 0 & & C \end{matrix}$$
 $exp \leftarrow$  unbiased exponent of  $y$ ; $x \leftarrow$  an approximation to  $2^{\lfloor exp/2 \rfloor}/\sqrt{y}$ , floating point(FLOAT\_RSQRT\_APPROX\_TEST  $x\ y$ )
$$\begin{matrix} & & & & x & y & 0D & 01 & & \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 & 1 & & C \end{matrix}$$
 $exp \leftarrow$  unbiased exponent of  $y$ ; $x \leftarrow$  an approximation to  $2^{\lfloor exp/2 \rfloor}/\sqrt{y}$ , floating point

These operations are used for computing floating-point reciprocals and reciprocal square roots. They perform a table lookup operation followed by a linear interpolation using an adder-multiplier. The table is in an internal format. The approximation is returned as a SpecialFloat64.

In FLOAT.\*\_APPROX, if the  $y$  operand is denormalized, the float\_extension exception is raised and  $y$  is returned. When the  $y$  operand is denormalized with FLOAT.\*\_APPROX\_TEST, they return  $y$ , set carry, and raise no exception. In either case, if the  $y$  operand is zero,  $y$  is returned.

## RAISES

float\_extension

## SEE ALSO

§12.5

FLOAT\_APPROX\_

... t 1E v w 00 ... A  
64 47 42 37 32 27 21 0

$$t = 1.0 - v * w / 2^{\text{exp}-52}$$
 floating point, round to nearest

... t u v w 3F ... A  
64 47 42 37 32 27 21 ... 0

$$t = 0.5 * (1.0 - v * w / 2^{\lfloor \exp/2 \rfloor}), \text{ floating point, round to nearest}$$

RAISES

(nothing)

COUNTS AS

CNT\_FLOAT\_TOTAL

SEE ALSO

INT\_RECIP\_ERROR, §12.5

(FLOAT\_SCALB  $t\ v\ w$ )
$$\begin{array}{cccccccccccccccccccc} & & & & t & 18 & v & w & 00 & & & & & & & & & A \\ 64 & \cdots & 47 & 42 & & 37 & 32 & 27 & 21 & \cdots & 0 & & & & & & & \end{array}$$
 $t - v * 2^w$ , floating point

This operation is used to multiply the floating-point number  $v$  by a power of two selected by the signed integer in the low 13 bits of  $w$ .

RAISES

float\_overflow, float\_underflow, float\_inexact

COUNTS AS

CNT\_FLOAT\_TOTAL

SEE ALSO

INT\_LOGB

FLOAT\_SCALB



(FLOAT\_SQRT t u v w)

64 ... 1 u v w 1 F ... 0 A

 $t = u + v * w$ . floating point

This operation is used to complete floating-point square root of the floating-point number in  $u$ , using the SpecialFloat64 reciprocal in  $w$ . The inexact exception arising from computing the square root of a floating-point number is raised by this operation.

RAISES

float\_inexact

COUNTS AS

CNT\_FLOAT\_SQRT, CNT\_FLOAT\_TOTAL

SEE ALSO

### **FLOAT\_RSQRT\_APPROX, §12.5**

(FLOAT\_SUB  $t\ u\ v$ )

$t \leftarrow u - v$ , floating point

64 ...  $t_{47}$   $u_{42}$   $v_{37}$   $11_{32}$   $OE_{27}$  ... 0 A

(FLOAT\_SUB  $x\ y\ z$ )

$x \leftarrow y - z$ , floating point

64 ...  $x_{21}$   $y_{16}$   $z_{11}$   $OE_6$  ... 0 C

This operation computes floating-point subtraction.

RAISES

float\_invalid, float\_overflow, float\_inexact

COUNTS AS

CNT\_FLOAT\_ADD, CNT\_FLOAT\_TOTAL

SEE ALSO

FLOAT\_SUB\_MUL, FLOAT\_SUB\_MUL\_REV

FLOAT\_SUB.

... t u r r 32 ... A  
64 47 42 37 32 27 21 0

$$t = v * u = u, \text{ floating point}$$

... t u v w 36 ... A  
64 47 42 37 32 27 21 0

FLOAT\_SUB\_MUL\_

(**FLOAT\_UN** *t u*)

$t$  — float of unsigned integer  $u$

... t u 18 1F 08 ... A  
64 47 42 37 32 27 21 0

This operation converts unsigned integers into floating-point numbers, rounding according to the current rounding mode in the ssw.

RAISES

float\_inexact

SEE ALSO

## FLOAT\_INT

FLOAT\_UNUS.

(INT_CEIL $t\ u$ )	$64 \dots t\ u\ 18\ 07\ 08 \dots 0$	A
$t \leftarrow$ ceiling of float $u$		
(INT_CEIL_TEST $t\ u$ )	$64 \dots t\ u\ 18\ 07\ 09 \dots 0$	A
$t \leftarrow$ ceiling of float $u$		
(INT_CHOP $t\ u$ )	$64 \dots t\ u\ 18\ 05\ 08 \dots 0$	A
$t \leftarrow$ integer chop of float $u$		
(INT_CHOP_TEST $t\ u$ )	$64 \dots t\ u\ 18\ 05\ 09 \dots 0$	A
$t \leftarrow$ integer chop of float $u$		
(INT_FLOOR $t\ u$ )	$64 \dots t\ u\ 18\ 06\ 08 \dots 0$	A
$t \leftarrow$ floor of float $u$		
(INT_FLOOR_TEST $t\ u$ )	$64 \dots t\ u\ 18\ 06\ 09 \dots 0$	A
$t \leftarrow$ floor of float $u$		
(INT_NEAR $t\ u$ )	$64 \dots t\ u\ 18\ 04\ 08 \dots 0$	A
$t \leftarrow$ integer nearest float $u$		
(INT_NEAR_TEST $t\ u$ )	$64 \dots t\ u\ 18\ 04\ 09 \dots 0$	A
$t \leftarrow$ integer nearest float $u$		
(INT_ROUND $t\ u$ )	$64 \dots t\ u\ 18\ 0D\ 08 \dots 0$	A
$t \leftarrow$ integer round of float $u$		
(INT_ROUND_TEST $t\ u$ )	$64 \dots t\ u\ 18\ 0D\ 09 \dots 0$	A
$t \leftarrow$ integer round of float $u$		

These operations convert floats into signed integers. The roundings are directed as in IEEE Standard 754. INT\_ROUND uses the rounding mode in the ssw.

A float\_invalid exception is raised when the result is not a representable signed integer. In these cases the result is reduced modulo  $2^{64}$ .

The \_TEST versions of these operations never generate carry or overflow/NaN.

## RAISES

float\_invalid, float\_inexact

## SEE ALSO

FLOATINT, FLOAT\_, UNS\_

(INT\_ADD  $t\ u\ v$ ) $t \leftarrow u + v$ , integer
$$\begin{matrix} & & t & u & v & 1C & 0E & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$
(INT\_ADD  $x\ y\ z$ ) $x \leftarrow y + z$ , integer
$$\begin{matrix} & & x & y & z & 24 & & & & \\ 64 & \dots & 21 & 16 & 11 & 6 & & & & 0 \end{matrix} \quad C$$
(INT\_ADD\_TEST  $t\ u\ v$ ) $t \leftarrow u + v$ , integer
$$\begin{matrix} & & t & u & v & 1C & 0F & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$
(INT\_ADD\_TEST  $x\ y\ z$ ) $x \leftarrow y + z$ , integer
$$\begin{matrix} & & x & y & z & 25 & & & & \\ 64 & \dots & 21 & 16 & 11 & 6 & & & & 0 \end{matrix} \quad C$$

These operations perform two's-complement and unsigned integer addition.

The resulting condition code from the \_TEST version of this operation has its two's-complement definition.

RAISES

(nothing)

SEE ALSO

INT\_ADD\_IMM

INT\_ADD\_

(INT_ADD_IMM <i>t u value</i> )	$\begin{matrix} \dots & t & u & 0 & bvalue & 20 & \dots \\ 64 & 47 & 42 & 37 & 36 & 27 & 21 & 0 \end{matrix}$	A
$t \leftarrow u + 'value.$ integer {where $'value \in [1 \dots 512]$ , $'bvalue = 'value - 1$ }		
(INT_ADD_IMM <i>x y value</i> )	$\begin{matrix} \dots & x & y & bvalue & 04 \\ 64 & 21 & 16 & 11 & 6 & 0 \end{matrix}$	C
$x \leftarrow y + 'value.$ integer {where $'value \in [1 \dots 32]$ , $'bvalue = 'value - 1$ }		
(INT_ADD_IMM_TEST <i>t u value</i> )	$\begin{matrix} \dots & t & u & 0 & bvalue & 21 & \dots \\ 64 & 47 & 42 & 37 & 36 & 27 & 21 & 0 \end{matrix}$	A
$t \leftarrow u + 'value,$ integer {where $'value \in [1 \dots 512]$ , $'bvalue = 'value - 1$ }		
(INT_ADD_IMM_TEST <i>x y value</i> )	$\begin{matrix} \dots & x & y & bvalue & 05 \\ 64 & 21 & 16 & 11 & 6 & 0 \end{matrix}$	C
$x \leftarrow y + 'value.$ integer {where $'value \in [1 \dots 32]$ , $'bvalue = 'value - 1$ }		

These operations effectively add a constant between 1 and 32(512) to  $y(u)$ , storing it in  $x(t)$ .

The resulting condition code from the \_TEST version of this operation has its two's-complement definition.

RAISES

(nothing)

SEE ALSO

INT\_ADD, INT\_SUB\_IMM

(INT\_ADD\_MUL *t u v w*)

$t \leftarrow u + v * w$ , integer

64 ... *t* *u* *v* *w* 28 ... 0 A

(INT\_ADD\_MUL\_TEST *t u v w*)

$t \leftarrow u + v * w$ , integer

64 ... *t* *u* *v* *w* 29 ... 0 A

These operations perform two's-complement multiplication and addition. A multiply is accomplished by letting *u* be register 0.

The \_TEST versions of these operations never generate carry or overflow/NaN, despite the fact that the multiply or the add might overflow.

If *v* or *w* is outside  $[-2^{53} \dots 2^{53} - 1]$ , the float\_extension exception is raised and the result in *t* may be incorrect.

RAISES

float\_extension

SEE ALSO

UNS\_ADD\_MUL\_UPPER, INT\_ADD, INT\_SUB\_MUL, INT\_SUB\_MUL\_REV

INT\_ADD\_MUL\_



(INT\_DIV\_CHOP *t u v w*)

*exp* — unbiased exponent of *w*  
*temp* —  $v * w / 2^{exp}$ , round to zero  
*t* —  $temp * 2^{exp}$ , round to zero

$$\begin{matrix} & & & t & u & v & w & 18 & & & \\ & & & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$
(INT\_DIV\_CHOP\_TEST *t u v w*)

*exp* — unbiased exponent of *w*  
*temp* —  $v * w / 2^{exp}$ , round to zero  
*t* —  $temp * 2^{exp}$ , round to zero

$$\begin{matrix} & & & t & u & v & w & 19 & & & \\ & & & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$
(INT\_DIV\_FLOOR *t u v w*)

*exp* — unbiased exponent of *w*  
*temp* —  $v * w / 2^{exp}$ , round to zero  
*t* —  $temp * 2^{exp}$ , round to floor

$$\begin{matrix} & & & t & u & v & w & 1A & & & \\ & & & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$
(INT\_DIV\_FLOOR\_TEST *t u v w*)

*exp* — unbiased exponent of *w*  
*temp* —  $v * w / 2^{exp}$ , round to zero  
*t* —  $temp * 2^{exp}$ , round to floor

$$\begin{matrix} & & & t & u & v & w & 1B & & & \\ & & & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$

These operations are the last step in integer division. The product of the integer *v* and SpecialFloat64 *w* is shifted right according to the exponent of *w* and rounded, producing an integer.

The \_TEST versions of these operations generate carry when the quotient is not exact, i.e. when the division by  $2^{-exp}$  yields a non-zero remainder.

If *v* is outside  $[-2^{53} \dots 2^{53} - 1]$ , the float\_extension exception is raised and the result in *t* may be incorrect.

Although register *u* is not used in the current hardware implementation, the software requires *u* to contain the denominator in order to properly handle float\_extension exceptions.

RAISES

float\_extension

SEE ALSO

UNS\_DIV, §12.6

(INT\_FETCH\_ADD\_AC\_DISP  $r$   $s$   $ac$   $disp$ ) 64...61 56 51 47...21 16  $ac$   $sdisp$  11 0 MC  
 $temp \leftarrow (\text{word at } s + 'disp \bmod 2^{48});$   
 $(\text{word at } s + 'disp \bmod 2^{48}) \leftarrow r + (\text{word at } s + 'disp \bmod 2^{48}), \text{ with } 'ac;$   
 $r \leftarrow temp$   
 {where  $'disp \in [0 \dots 16383]$ ,  $'sdisp = 'disp/8$ }

(INT\_FETCH\_ADD\_AC\_INDEX  $r$   $s$   $ac$   $y$ ) 64...61 56 51 47...21 16  $ac$   $y$  10 39 0 MC  
 $temp \leftarrow (\text{word at } s + 8 * y \bmod 2^{48});$   
 $(\text{word at } s + 8 * y \bmod 2^{48}) \leftarrow r + (\text{word at } s + 8 * y \bmod 2^{48}), \text{ with } 'ac;$   
 $r \leftarrow temp$

(INT\_FETCH\_ADD\_DISP  $r$   $s$   $disp$ ) 64...61 56 51 47...21  $sdisp$  10 0 MC  
 $temp \leftarrow (\text{word at } s + 'disp \bmod 2^{48});$   
 $(\text{word at } s + 'disp \bmod 2^{48}) \leftarrow r + (\text{word at } s + 'disp \bmod 2^{48});$   
 $r \leftarrow temp$   
 {where  $'disp \in [0 \dots 524287]$ ,  $'sdisp = 'disp/8$ }

(INT\_FETCH\_ADD\_INDEX  $r$   $s$   $y$ ) 64...61 56 51 47...21 00  $y$  10 38 0 MC  
 $temp \leftarrow (\text{word at } s + 8 * y \bmod 2^{48});$   
 $(\text{word at } s + 8 * y \bmod 2^{48}) \leftarrow r + (\text{word at } s + 8 * y \bmod 2^{48});$   
 $r \leftarrow temp;$

These operations generally behave like a LOAD operation followed by a STORE operation with respect to access control. If  $ac$  is present, it is used; otherwise the access control field of  $s$  is used.

## RAISES

`data_hw_error`, `data_prot`, `data_alignment`, `data_blocked`

## COUNTS AS

CNT\_INT\_FETCH\_ADD

## SEE ALSO

LOAD, INT\_ADD

INT\_FETCH\_ADD\_

(INT\_IMM *t value*)
$$\begin{matrix} & \dots & t & value & 02 & \dots & \\ 64 & \dots & 47 & 42 & 27 & 21 & 0 \end{matrix} \quad A$$
*t* ← *value*{where *value* ∈ [−2<sup>14</sup> ... 2<sup>14</sup> − 1]}

This operation loads a signed immediate constant into register *t*.

RAISES

(nothing)

SEE ALSO

BIT\_MASK

(INT\_LOADB *r s*)*r* ← sign extend(byte at *s*), with FE\_NORMAL $64 \dots 61 \overset{r}{s} \overset{3}{56 \ 51} \dots 47 \dots 0$  M(INT\_LOADB\_AC\_DISP *r s ac disp*)*r* ← sign extend(byte at *s* + '*disp mod 2<sup>48</sup>*'), with '*ac*  
{where '*disp*' ∈ {0...16383}} $64 \dots 61 \overset{r}{s} \overset{C}{56 \ 51} \dots 47 \dots 21 \overset{ac}{16} \overset{disp}{2} \overset{3}{0}$  MC(INT\_LOADB\_AC\_INDEX *r s ac y*)*r* ← sign extend(byte at *s* + *y mod 2<sup>48</sup>*), with '*ac* $64 \dots 61 \overset{r}{s} \overset{F}{56 \ 51} \dots 47 \dots 21 \overset{ac}{16} \overset{y}{11} \overset{16}{6} \overset{39}{0}$  MC(INT\_LOADB\_DISP *r s disp*)*r* ← sign extend(byte at *s* + '*disp mod 2<sup>48</sup>*'), with FE\_NORMAL  
{where '*disp*' ∈ {0...524287}} $64 \dots 61 \overset{r}{s} \overset{C}{56 \ 51} \dots 47 \dots 21 \overset{disp}{2} \overset{2}{0}$  MC(INT\_LOADB\_INDEX *r s y*)*r* ← sign extend(byte at *s* + *y mod 2<sup>48</sup>*), with FE\_NORMAL $64 \dots 61 \overset{r}{s} \overset{F}{56 \ 51} \dots 47 \dots 21 \overset{00}{16} \overset{y}{11} \overset{16}{6} \overset{38}{0}$  MC

These operations load a signed byte from memory. The fe\_control is taken from the *ac* field if present, or forced to FE\_NORMAL. If *ac* is present, its forward, data trap0, and data trap1 disable bits are used; otherwise those of *s* are used.

RAISES

data\_hw\_error, data\_prot, data\_alignment, data\_blocked

COUNTS AS

CNT\_LOAD

SEE ALSO

STOREB, UNS\_LOADB

INT\_LOADB\_

(INT_LOADH <i>r s</i> )	$\begin{matrix} & & & & r & s & 1 & & & \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 0 \end{matrix}$	M
$r \leftarrow \text{sign extend}(\text{halfword at } s), \text{ with FE\_NORMAL}$		
(INT_LOADH_AC_DISP <i>r s ac disp</i> )	$\begin{matrix} & & & & r & s & C & & & ac & sdisp & 9 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
$r \leftarrow \text{sign extend}(\text{halfword at } s + 'disp \bmod 2^{48}), \text{ with } 'ac$ {where $'disp \in [0 \dots 16383]$ , $'sdisp = 'disp/4$ }		
(INT_LOADH_AC_INDEX <i>r s ac y</i> )	$\begin{matrix} & & & & r & s & F & & & ac & y & 12 & 39 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
$r \leftarrow \text{sign extend}(\text{halfword at } s + 4 * y \bmod 2^{48}), \text{ with } 'ac$		
(INT_LOADH_DISP <i>r s disp</i> )	$\begin{matrix} & & & & r & s & C & & & sdisp & 8 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
$r \leftarrow \text{sign extend}(\text{halfword at } s + 'disp \bmod 2^{48}), \text{ with FE\_NORMAL}$ {where $'disp \in [0 \dots 524287]$ , $'sdisp = 'disp/4$ }		
(INT_LOADH_INDEX <i>r s y</i> )	$\begin{matrix} & & & & r & s & F & & & 00 & y & 12 & 38 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
$r \leftarrow \text{sign extend}(\text{halfword at } s + 4 * y \bmod 2^{48}), \text{ with FE\_NORMAL}$		

These operations load a signed halfword from memory. The `fe_control` is taken from the `ac` field if present, or forced to `FE_NORMAL`. If `ac` is present, its forward, data trap0, and data trap1 disable bits are used; otherwise those of `s` are used.

## RAISES

`data_hw_error`, `data_prot`, `data_alignment`, `data_blocked`

## COUNTS AS

`CNT_LOAD`

## SEE ALSO

`STOREH`, `UNS_LOADH`

(INT\_LOADQ *r s*)*r* — sign extend(quarterword at *s*), with FE\_NORMAL ${}^{64}\dots{}^{61}r\,{}^{56}{}^{55}s\,{}^{51}2\,{}^{47}\dots{}^0$  M(INT\_LOADQ\_AC\_DISP *r s ac disp*)*r* — sign extend(quarterword at *s* + '*disp mod 2<sup>48</sup>*'), with '*ac*  
{where '*disp*' ∈ [0 ... 16383], '*sdisp*' = '*disp*/2'} ${}^{64}\dots{}^{61}r\,{}^{56}{}^{55}s\,{}^{51}C\,{}^{47}\dots{}^{21}ac\,{}^{16}{}^{15}sdisp\,{}^{14}{}^{13}5\,{}^0$  MC(INT\_LOADQ\_AC\_INDEX *r s ac y*)*r* — sign extend(quarterword at *s* + 2 \* *y mod 2<sup>48</sup>*), with '*ac* ${}^{64}\dots{}^{61}r\,{}^{56}{}^{55}s\,{}^{51}F\,{}^{47}\dots{}^{21}ac\,{}^{16}{}^{15}y\,{}^{14}{}^{13}39\,{}^0$  MC(INT\_LOADQ\_DISP *r s disp*)*r* — sign extend(quarterword at *s* + '*disp mod 2<sup>48</sup>*'), with FE\_NORMAL  
{where '*disp*' ∈ [0 ... 524287], '*sdisp*' = '*disp*/2'} ${}^{64}\dots{}^{61}r\,{}^{56}{}^{55}s\,{}^{51}C\,{}^{47}\dots{}^{21}sdisp\,{}^{14}{}^{13}4\,{}^0$  MC(INT\_LOADQ\_INDEX *r s y*)*r* — sign extend(quarterword at *s* + 2 \* *y mod 2<sup>48</sup>*), with FE\_NORMAL ${}^{64}\dots{}^{61}r\,{}^{56}{}^{55}s\,{}^{51}F\,{}^{47}\dots{}^{21}0\,{}^{16}{}^{15}y\,{}^{14}{}^{13}38\,{}^0$  MC

These operations load a signed quarterword from memory. The *fe\_control* is taken from the *ac* field if present, or forced to FE\_NORMAL. If *ac* is present, its forward, data trap0, and data trap1 disable bits are used; otherwise those of *s* are used.

RAISES

data\_hw\_error, data\_prot, data\_alignment, data\_blocked

COUNTS AS

CNT\_LOAD

SEE ALSO

STOREQ, UNS\_LOADQ

INT\_LOADQ\_

(INT\_LOGB  $x$   $y$ )
$$\begin{array}{cccccccc} & \dots & x & y & 0B & 00 & & C \\ 64 & & 21 & 16 & 11 & 6 & 0 & \end{array}$$
 $x$  — unbiased exponent of float  $y$ (INT\_LOGB\_TEST  $x$   $y$ )
$$\begin{array}{cccccccc} & \dots & x & y & 0B & 01 & & C \\ 64 & & 21 & 16 & 11 & 6 & 0 & \end{array}$$
 $x$  — unbiased exponent of float  $y$ 

These operations determine the floor of the base 2 logarithm of a floating-point number.

For denormalized  $y$ ,  $x$  will take on values less than the minimum exponent so that  $\text{scalb}(x, -\logb(x))$  is always less than two and greater than or equal to one. When  $y$  is infinity or NaN, the maximum positive integer is returned. When  $y$  is zero, the minimum negative integer is returned.

INT\_LOGB\_TEST never generates overflow/NaN, and generates carry if  $y$  is infinity, NaN or zero.

RAISES

(nothing)

(INT\_MAX  $t\ u\ v$ )

$t = \max(u, v)$ , integer

${}_{64} \dots {}_{47} t {}_{42} u {}_{37} v {}_{32} 1F {}_{27} 0E {}_{21} \dots {}_0$  A

(INT\_MAX\_TEST  $t\ u\ v$ )

$t = \max(u, v)$ , integer

${}_{64} \dots {}_{47} t {}_{42} u {}_{37} v {}_{32} 1F {}_{27} 0F {}_{21} \dots {}_0$  A

These operations select the larger of the two integer operands.

INT\_MAX\_TEST never generates overflow/NaN, and generates carry if  $u$  is selected, meaning  $u \geq v$ .

RAISES

(nothing)

SEE ALSO

INT\_MIN, SELECT\_INT, FLOAT\_MAX

INT\_MAX.



(INT\_MEM\_ADD\_AC\_DISP  $r$   $s$   $ac$   $disp$ ) MC  

$$\begin{matrix} & & & & r & s & F & & & & ac & sdisp & 13 & \\ & & & & 64 & \dots & 51 & 56 & 51 & 47 & \dots & 21 & 16 & 5 & 0 \end{matrix}$$
 (word at  $s + 'disp \bmod 2^{48}$ )  $- r +$  (word at  $s + 'disp \bmod 2^{48}$ ), with ' $ac$ ;

{where ' $disp \in [0 \dots 16383]$ , ' $sdisp = 'disp/8$ }

(INT\_MEM\_ADD\_AC\_INDEX  $r$   $s$   $ac$   $y$ ) MC  

$$\begin{matrix} & & & & r & s & F & & & & ac & y & 13 & 39 & \\ & & & & 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$$
 (word at  $s + 8 * y \bmod 2^{48}$ )  $- r +$  (word at  $s + 8 * y \bmod 2^{48}$ ), with ' $ac$ ;

(INT\_MEM\_ADD\_DISP  $r$   $s$   $disp$ ) MC  

$$\begin{matrix} & & & & r & s & F & & & & & & sdisp & 12 & \\ & & & & 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 5 & 0 \end{matrix}$$
 (word at  $s + 'disp \bmod 2^{48}$ )  $- r +$  (word at  $s + 'disp \bmod 2^{48}$ );

{where ' $disp \in [0 \dots 524287]$ , ' $sdisp = 'disp/8$ }

(INT\_MEM\_ADD\_INDEX  $r$   $s$   $y$ ) MC  

$$\begin{matrix} & & & & r & s & F & & & & 00 & y & 13 & 38 & \\ & & & & 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$$
 (word at  $s + 8 * y \bmod 2^{48}$ )  $- r +$  (word at  $s + 8 * y \bmod 2^{48}$ );

These operations generally behave like a LOAD operation followed by a STORE operation with respect to access control. Unlike INT\_FETCH\_ADD, the  $r$  register is not modified. If  $ac$  is present, it is used; otherwise the access control field of  $s$  is used.

## RAISES

data\_hw\_error, data\_prot, data\_alignment, data\_blocked

## SEE ALSO

LOAD, INT\_ADD

(INT\_MIN  $t\ u\ v$ )

$t \leftarrow \min(u, v)$ , integer

$\begin{matrix} & & t & u & v & 1E & OE \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$

(INT\_MIN\_TEST  $t\ u\ v$ )

$t \leftarrow \min(u, v)$ , integer

$\begin{matrix} & & t & u & v & 1E & OF \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$

These operations select the smaller of the two integer operands. INT\_MIN\_TEST never generates overflow/NaN, and generates carry if  $v$  is selected, meaning  $u \geq v$ .

RAISES

(nothing)

SEE ALSO

INT\_MAX, SELECT\_INT, FLOAT\_MIN

INT\_MIN\_

(INT\_RECIP\_APPROX  $x$   $y$ )
$$\begin{matrix} & & & & x & y & 08 & 00 & & C \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 & & & \end{matrix}$$
 $x$  — an approximation to  $1/y$ . floating point

This operation is used to compute an integer reciprocal. It performs a table lookup operation, followed by a linear interpolation using an adder-multiplier. The result is returned as a SpecialFloat64. If the  $y$  operand is zero, the float\_extension exception is raised.

RAISES

float\_extension

SEE ALSO

FLOAT\_RECIP\_APPROX, §12.6

(INT\_RECIP\_ERROR  $t\ v\ w$ )

$t = 1.0 - v * w$ , floating point, round to nearest

$\begin{matrix} \dots & t & 1 & C & v & w & 00 & \dots & 0 \\ 64 & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$

This operation is used to perform integer division. The `_ERROR_` operations perform a partial Newton's method iteration using the adder-multiplier. Note that  $v$  is a Float64, while  $w$  is used as a SpecialFloat64 and  $t$  is returned as a Float64.

RAISES

(nothing)

SEE ALSO

INT\_DIV\_CHOP, INT\_DIV\_FLOOR, INT\_RECIP\_APPROX, §12.6

INT\_RECIP\_ERROR

(INT\_RECIP\_SHIFT  $x$   $y$ )

$x \leftarrow \log_2 \text{abs}(y)$ , round to ceiling

$\begin{matrix} & & & & x & y & 0E00 \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad C$

(INT\_RECIP\_SHIFT\_TEST  $x$   $y$ )

$x \leftarrow \log_2 \text{abs}(y)$ , round to ceiling

$\begin{matrix} & & & & x & y & 0E01 \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad C$

These operations are used to compute integer reciprocals. They compute the ceiling of the base 2 logarithm of the absolute value of  $y$ . When  $y$  is zero,  $x$  is set to  $-1$ .

RAISES

(nothing)

SEE ALSO

INT\_DIV\_CHOP, §12.6

(INT\_RSQRT\_APPROX  $x$   $y$ )

$\begin{matrix} & & x & y & 09 & 00 & \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad C$

$x$  — an approximation to  $1/\sqrt{y}$ , floating point

This operation is used to compute the reciprocal square root of a denormalized number. It performs a table lookup operation, followed by a linear interpolation using an adder-multiplier. The result is returned as a SpecialFloat64. If the absolute value of  $y$  is outside the range  $2^{64}$  to 1, it is effectively scaled into that range.

RAISES

(nothing)

SEE ALSO

FLOAT\_RSQRT\_APPROX. §12.5

INT\_RSQRT\_APPROX\_

64 . . . t 1A v w 00 . . . A  
47 42 37 22 27 21 0

A

$$64 \dots 21 \ 16 \ 11 \ 6 \ 0 \quad x \ y = 1E \quad C$$

C

64 . . . t 1A v w 01 . . . 0 A

A

$$64 \dots 21 \quad x \quad y = 1F_0 \quad C$$

C

The `_TEST` version generates carry if a 1-bit is shifted out of `v` or `y` and never generates overflow/NaN.

(nothing)

UNS\_SHIFT\_RIGHT, SHIFT\_PAIR\_RIGHT, SHIFT\_LEFT, INT\_DIV\_FLOOR

(INT\_SUB  $t\ u\ v$ ) $t \leftarrow u - v$ , integer
$$\begin{matrix} & & t & u & v & 1D & 0E & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$
(INT\_SUB  $x\ y\ z$ ) $x \leftarrow y - z$ , integer
$$\begin{matrix} & & x & y & z & 26 & & \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad C$$
(INT\_SUB\_TEST  $t\ u\ v$ ) $t \leftarrow u - v$ , integer
$$\begin{matrix} & & t & u & v & 1D & 0F & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$
(INT\_SUB\_TEST  $x\ y\ z$ ) $x \leftarrow y - z$ , integer
$$\begin{matrix} & & x & y & z & 27 & & \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad C$$

These operations do two's-complement integer and unsigned subtraction.

The resulting condition code from the \_TEST version of this operation has its two's-complement definition.

RAISES

(nothing)

SEE ALSO

INT\_SUB\_IMM, UNS\_SUB\_CARRY\_TEST

INT\_SUB\_



(INT_SUB_IMM <i>t u value</i> )	${}^{64}\dots{}^{t\ u\ 1}{}_{47\ 42\ 37\ 36}bvalue_{27\ 21}\dots{}^0$	A
$t \leftarrow u - 'value, \text{ integer}$ {where $'value \in [1 \dots 512]$ , $'bvalue = 'value - 1$ }		
(INT_SUB_IMM <i>x y value</i> )	${}^{64}\dots{}^{x\ y}{}_{21\ 16\ 11}bvalue_6{}^0$	C
$x \leftarrow y - 'value, \text{ integer}$ {where $'value \in [1 \dots 32]$ , $'bvalue = 'value - 1$ }		
(INT_SUB_IMM_TEST <i>t u value</i> )	${}^{64}\dots{}^{t\ u\ 1}{}_{47\ 42\ 37\ 36}bvalue_{27\ 21}\dots{}^0$	A
$t \leftarrow u - 'value, \text{ integer}$ {where $'value \in [1 \dots 512]$ , $'bvalue = 'value - 1$ }		
(INT_SUB_IMM_TEST <i>x y value</i> )	${}^{64}\dots{}^{x\ y}{}_{21\ 16\ 11}bvalue_6{}^0$	C
$x \leftarrow y - 'value, \text{ integer}$ {where $'value \in [1 \dots 32]$ , $'bvalue = 'value - 1$ }		

These operations effectively subtract a constant between 1 and 32(512) to  $y(u)$ , storing it in  $x(t)$ . The resulting condition code from the \_TEST version of this operation has its two's-complement definition.

RAISES

(nothing)

SEE ALSO

INT\_SUB\_IMM, INT\_ADD\_IMM

(INT\_SUB\_MUL  $t\ u\ v\ w$ )

$t - u - v * w$ , integer

${}^{64}\dots{}^{47}\overset{t}{42}\overset{u}{37}\overset{v}{32}\overset{w}{27}\overset{2A}{21}\dots{}^0\quad A$

(INT\_SUB\_MUL\_TEST  $t\ u\ v\ w$ )

$t - u - v * w$ , integer

${}^{64}\dots{}^{47}\overset{t}{42}\overset{u}{37}\overset{v}{32}\overset{w}{27}\overset{2B}{21}\dots{}^0\quad A$

(INT\_SUB\_MUL\_REV  $t\ u\ v\ w$ )

$t - -u + v * w$ , integer

${}^{64}\dots{}^{47}\overset{t}{42}\overset{u}{37}\overset{v}{32}\overset{w}{27}\overset{2E}{21}\dots{}^0\quad A$

(INT\_SUB\_MUL\_REV\_TEST  $t\ u\ v\ w$ )

$t - -u + v * w$ , integer

${}^{64}\dots{}^{47}\overset{t}{42}\overset{u}{37}\overset{v}{32}\overset{w}{27}\overset{2F}{21}\dots{}^0\quad A$

These operations do two's-complement multiplication followed by subtraction.

The \_TEST versions of these operations never generate carry or overflow/NaN, despite the fact that the multiply or the add might overflow.

If  $v$  or  $w$  is outside  $[-2^{53} \dots 2^{53} - 1]$ , the float\_extension exception is raised.

RAISES

float\_extension

SEE ALSO

INT\_SUB. INT\_ADD\_MUL

INT\_SUB\_MUL\_

JUMP\_OFTEN and JUMP\_SELDOM can be monitored via CNT\_JUMP\_EXPECTED and CNT\_JUMP\_UNEXPECTED to observe branch prediction accuracy. JUMP only counts toward CNT\_TRANSFER\_TOTAL.

(LEVEL\_ENTER lev)

```

if (LEVEL = 'lev) then
    LEVEL — program map execute protection level;
    SSW.ssw_override — true;
    suppress program protection exception
else
    raise program protection exception
end

```

64 ... 21 00 01 lev 0 0 6 0 C

(LEVEL\_RTN lev tn)

```

if LEVEL ≥ 'lev then
    SSW.pc — tn;
    SSW.ssw_override — false;
    LEVEL — 'lev;
else
    raise privileged operation exception
end

```

64 ... 21 00 01 lev F 0 6 tn C

These operations change the privilege level of a stream (see §8.1). The LEVEL\_ENTER operation is normally placed at privileged entry points, with a matching LEVEL\_RTN at the exit. If a LEVEL\_ENTER is executed from the wrong privilege level a program protection exception will be raised, whether the privilege level of the stream matched the program map execute protection level or not. If a LEVEL\_RTN attempts to raise the privilege level, a privileged operation exception will be raised.

Lookahead is disabled when LEVEL\_ENTER sets ssw\_override. However, lookahead beyond a LEVEL\_ENTER still may result in lost exception detail. Lookahead is not disabled for LEVEL\_RTN.

RAISES

privileged, prog\_prot

COUNTS AS

CNT\_LEVEL if LEVEL\_ENTER

SEE ALSO

DOMAIN\_LEAVE

LEVEL\_

(LOAD <i>r s</i> )	$\begin{matrix} & & & r & s & 4 & & \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 0 \end{matrix}$	M
<i>r</i> ← (word at <i>s</i> ), with FE_NORMAL		
(LOAD_AC_DISP <i>r s ac disp</i> )	$\begin{matrix} & & & r & s & D & & & ac & sdisp & 11 & \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
<i>r</i> ← (word at <i>s</i> + ' <i>disp mod 2<sup>48</sup></i> '), with ' <i>ac</i> {where ' <i>disp</i> ' ∈ [0...16383], ' <i>sdisp</i> ' = ' <i>disp</i> /8}		
(LOAD_AC_INDEX <i>r s ac y</i> )	$\begin{matrix} & & & r & s & F & & & ac & y & 08 & 39 & \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
<i>r</i> ← (word at <i>s</i> + 8 * <i>y mod 2<sup>48</sup></i> '), with ' <i>ac</i>		
(LOAD_DISP <i>r s disp</i> )	$\begin{matrix} & & & r & s & D & & & & sdisp & 10 & \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
<i>r</i> ← (word at <i>s</i> + ' <i>disp mod 2<sup>48</sup></i> '), with FE_NORMAL {where ' <i>disp</i> ' ∈ [0...524287], ' <i>sdisp</i> ' = ' <i>disp</i> /8}		
(LOAD_INDEX <i>r s y</i> )	$\begin{matrix} & & & r & s & F & & & 00 & y & 08 & 38 & \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
<i>r</i> ← (word at <i>s</i> + 8 * <i>y mod 2<sup>48</sup></i> '), with FE_NORMAL		

These operations load a word from memory. The *fe\_control* is taken from the *ac* field if present, or forced to FE\_NORMAL. If *ac* is present, its forward, data trap0, and data trap1 disable bits are used; otherwise those of *s* are used. They are used to load floating-point numbers and 64-bit signed and unsigned integers.

## RAISES

*data\_hw\_error*, *data\_prot*, *data\_alignment*, *data\_blocked*

## COUNTS AS

CNT\_LOAD

## SEE ALSO

STORE

(LOAD\_FE  $r\ s$ ) $r \leftarrow (\text{word at } s)$ 

$$\begin{array}{cccccccccccccccc} & & & & & & r & s & 0 & & & & & & & & M \\ & & & & & & 61 & 56 & 51 & 47 & & & & & & & 0 \end{array}$$

This operation loads a word from memory, obeying the fe\_control in the pointer. It is used to load floating-point numbers, and 64-bit signed and unsigned integers. This operation allows synchronizing loads to be performed without using explicit access control in the operation.

RAISES

data\_hw\_error, data\_prot, data\_alignment, data\_blocked

COUNTS AS

CNT\_LOAD

SEE ALSO

STORE\_PTR\_SET\_AC

LOAD\_FE\_

(LOGICAL\_ALLONE *t mask cn*)*t* — if  $CV_{cn} \in 'mask$  then - 1 else 0 end
$$\begin{matrix} & & t & OB & mask & cn & 00 & & \\ 64 & \dots & 47 & 42 & 37 & 29 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$
(LOGICAL\_ALLONE\_TEST *t mask cn*)*t* — if  $CV_{cn} \in 'mask$  then - 1 else 0 end
$$\begin{matrix} & & t & OB & mask & cn & 01 & & \\ 64 & \dots & 47 & 42 & 37 & 29 & 27 & 21 & \dots & 0 \end{matrix} \quad A$$

These operations convert a condition code into a logical value in all the bits in *t*. In contrast, LOGICAL\_ONE produces a single-bit logical value.

The fields *mask* and *cn* together refer to  $CV_{cn}$ , a condition code that was previously generated. The value *mask* is an eight-bit wide condition mask of type CondMask, described in §4.

The resulting condition code from the \_TEST version of this operation has its two's-complement definition.

RAISES

(nothing)

SEE ALSO

LOGICAL\_ONE, SELECT\_INT

(LOGICAL\_ONE *t mask cn*)

*t* — if  $CV_{cn} \in mask$  then 1 else 0 end

$\begin{matrix} \dots & t & 0A & mask & cn & 00 & \dots & A \\ 64 & 47 & 42 & 37 & 29 & 27 & 21 & 0 \end{matrix}$

(LOGICAL\_ONE\_TEST *t mask cn*)

*t* — if  $CV_{cn} \in mask$  then 1 else 0 end

$\begin{matrix} \dots & t & 0A & mask & cn & 01 & \dots & A \\ 64 & 47 & 42 & 37 & 29 & 27 & 21 & 0 \end{matrix}$

These operations convert a condition code into a single-bit logical value in bit 0 of *t*. In contrast, LOGICAL\_ALLONE produces a full-word logical value.

The fields *mask* and *cn* together refer to  $CV_{cn}$ , a condition code that was previously generated. The value *mask* is an eight-bit wide condition mask of type CondMask, described in §4.

The resulting condition code from the \_TEST version of this operation has its two's-complement definition.

RAISES

(nothing)

SEE ALSO

LOGICAL\_ALLONE, SELECT\_INT

LOGICAL\_ONE\_



(NOP) 64... 00 00 6... 0 M  
no action taken

(NOP) 64... 00 00 00 00 02... 0 A  
no action taken

(NOP) 64... 00 00 19 00... 0 C  
no action taken

These operations do nothing.

The M-unit NOP is encoded as a UNS\_LOADQ into register r0 from register r0. The A-unit NOP is encoded as an INT\_IMM into register r0. The C-unit NOP is encoded as a CLOCK into register r0.

RAISES

(nothing)

COUNTS AS

M-unit NOP as CNT\_M\_NOP; A-unit NOP as CNT\_A\_NOP; C-unit NOP as CNT\_C\_NOP

(PROBE\_DISP *r s lev access disp*) 64... 61 56 51 47... 21 *lev* *access* 0 *sdisp* 11<sub>0</sub> MC

*maplevel* — level required for 'access at *s* + 'disp;

if (LEVEL < *maplevel*) and ('lev' > LEVEL) then

    raise data protection level exception

else if (min('lev', LEVEL) ≥ *maplevel*) and (*s* has proper access control) then

*r* — pointer to the last byte in the segment

else

*r* ← 0

end

{where 'disp' ∈ [0...16383], 'sdisp' = 'disp/8}

(PROBE\_INDEX *r s lev access y*) 64... 61 56 51 47... 21 *lev* *access* 0 *y* 00 39<sub>0</sub> MC

*maplevel* — level required for 'access at *s* + 8 \* *y*;

if (LEVEL < *maplevel*) and ('lev' > LEVEL) then

    raise data protection level exception

else if (min('lev', LEVEL) ≥ *maplevel*) and (*s* has proper access control) then

*r* — pointer to the last byte in the segment

else

*r* ← 0

end

These operations are intended for checking the validity of address parameters passed from routines at lower protection levels to routines at higher protection levels. The protection level to check privilege is given by 'lev'. It is specified by a member of the Level enumeration, such as LEV\_USER (see §8.1). If the pointer *s* lies beyond the map limit for this domain, the map level is set to LEV\_IPL. The kind of access check given by 'access' is one of the following codes:

Name	Value	Meaning
<i>ProbeControl</i>		
P_READ	0	check if the address is mapped for reading
P_MODIFY	1	check if the address is mapped for modification

Besides checking whether the addressed location can be read or written at the given privilege level, these operations make sure that forwarding, trapping, and memory full bit testing are all disabled in the pointer *s*. The pointer returned in *r* has the same access control field as *s*.

RAISES

data\_prot

SEE ALSO

DATA\_MAP\_

ProbeControl

(PROGRAM\_CACHE\_FLUSH\_L1 u)                      64 ... 0 0 u 00 05 0A ... 0    A  
flush any (program instruction at u) from L1 program instruction cache

The address in *u* is a physical word offset into local memory. The `PROGRAM_CACHE_FLUSH` operation is used to flush a single page of instructions, as after storing new data in a page frame. The `PROGRAM_CACHE_FLUSH_ANY` operation is used to flush any entries from the caches, presumably only during system initialization. Since the cache is not fully associative, multiple flushes may be required—each flush should specify a different cache line. See §7.2. The `PROGRAM_CACHE_FLUSH_L1` operation flushes the L1 cache only. This restriction allows multiple pages to be flushed from L1 more quickly without disturbing the L2 cache.

PROGRAM\_CACHE

(PROGRAM\_MAP\_FLUSH  $u$ )

flush (program map at  $u$ ) from program map cache

... 0 0  $u$  00 02 0A ... A  
64 47 44 42 37 32 27 21 0

(PROGRAM\_MAP\_FLUSH\_ANY  $u$ )

flush any (program map at  $u$ ) from program map cache

... 0 0  $u$  00 03 0A ... A  
64 47 44 42 37 32 27 21 0

These are supervisor-privileged operations to maintain consistency in the program address translation cache.

The Bits 63-60 and Bits 31-12 of  $u$  address the program map cache entry; other bits of  $u$  are ignored. A violation of the map limit will not raise a map limit exception. The PROGRAM\_MAP\_FLUSH operation is used to flush a single map entry, as after changing the program map in I/O memory. The PROGRAM\_MAP\_FLUSH\_ANY operation is used to flush any map entry for the given domain from the cache. Since the cache is not fully associative, up to 128 flushes may be required; each flush should specify a different page modulo 128. See §7.1.

RAISES

privileged

SEE ALSO

DATA\_MAP\_

PROGRAM\_MAP\_

(PROGRAM\_STATE\_RESTORE  $u$ )
$$\begin{array}{cccccccccccccccccccc} & & & & & & & & 0 & 0 & u & 00 & 00 & 0A & & & & & & A \\ 64 & \dots & 47 & 44 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & & & & & & & & \end{array}$$
(program state descriptor for domain in  $u_{63-60}$ ) —  $u$ 

This supervisor-privileged operation is used to set the program state descriptor.

The register  $u$  contains a program state descriptor: see §8.5. The Bits 63-60 of  $u$  specify the protection domain, i.e. the program state descriptor is self-tagged.

RAISES

privileged

SEE ALSO

DATA\_STATE\_

(PTR\_SET\_AC  $t\ u\ ac$ )

$t \leftarrow u$ , with 'ac

64...<sup>t</sup><sub>47</sub><sup>u</sup><sub>42</sub><sup>1A</sup><sub>37</sub><sup>ac</sup><sub>32</sub><sup>08</sup><sub>27</sub>...<sub>21</sub>...<sub>0</sub>    A

(PTR\_SET\_AC  $x\ y\ ac$ )

$x \leftarrow y$ , with 'ac

64...<sup>x</sup><sub>21</sub><sup>y</sup><sub>16</sub><sup>ac</sup><sub>11</sub><sup>20</sup><sub>6</sub>...<sub>0</sub>    C

These operations modify the access control field of pointers. That is, if the resulting pointer ( $t \vee x$ ) is used without accompanying access control field in a subsequent memory reference operation, then the effect will be as if  $u \vee y$  and  $ac$  had been used instead.

RAISES

(nothing)

SEE ALSO

LOAD\_FE.STORE

PTR\_SET\_

(REAL\_FLOAT  $t$   $v$ )
$$\begin{array}{cccccccccccccccccccc} & & & & t & 00 & & v & 19 & 0E & & & & & & & & A \\ 64 & \dots & 47 & 42 & & & 37 & 32 & & 27 & 21 & \dots & 0 & & & & & \end{array}$$
 $t$  — rounded float  $v$ 

This operation is used to do rounding conversions from 64-bit floating point to 32-bit floating point. The inverse of this operation is `Float.Real`.

If  $v$  is NaN,  $t$  is that NaN after rounding the least significant bits from the significand and or'ing in a one at bit 3 to preserve NaN identity.

RAISES

float\_overflow, float\_underflow, float\_inexact

SEE ALSO

Float.Real

(REG\_LOAD\_AC\_DISP *r s ac disp*)*r* ← (word at *s* + '*disp*'), with '*ac*;(poison at '*r*') ← (full at *s* + '*disp*){where '*disp*' ∈ [0...16383], '*sdisp*' = '*disp*/8}
$$\begin{matrix} & & r & s & D & & ac & sdisp & 01 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad MC$$
(REG\_LOAD\_AC\_INDEX *r s ac y*)*r* ← (word at *s* + 8 \* *y*), with '*ac*;(poison at '*r*') ← (full at *s* + 8 \* *y*)
$$\begin{matrix} & & r & s & F & & ac & y & 09 & 39 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad MC$$
(REG\_LOAD\_DISP *r s disp*)*r* ← (word at *s* + '*disp*)(poison at '*r*') ← (full at *s* + '*disp*){where '*disp*' ∈ [0...524287], '*sdisp*' = '*disp*/8}
$$\begin{matrix} & & r & s & D & & & sdisp & 00 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad MC$$
(REG\_LOAD\_INDEX *r s y*)*r* ← (word at *s* + 8 \* *y*)(poison at '*r*') ← (full at *s* + 8 \* *y*)
$$\begin{matrix} & & r & s & F & & 00 & y & 09 & 38 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad MC$$

These operations load the word and the memory full bit of the access state (§6.1) from the addressed memory cell. The word is stored in register *r* and the memory full bit is stored in the poison bit for register *r*.

These operations are only subject to the trapping and forwarding normally controlled by the access state of the addressed memory location. If *ac* is present, its forward, data trap0 and data trap1 disable bits are used; otherwise those of *s* are used.

RAISES

data\_hw\_error, data\_prot, data\_alignment, data\_blocked

COUNTS AS

CNT\_LOAD

SEE ALSO

REG\_STORE, REG\_MOVE

REG\_LOAD\_



... t 09 r 00 00 ... A  
64 47 42 37 32 27 21 0

(poison at 't) — (poison at 'r)

$$\begin{array}{cccccc} & & x & y & 02 & 00 & C \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 \end{array}$$
$$(\text{poison at } 'x) \leftarrow (\text{poison at } 'y)$$

RAISES

(nothing)

(REG\_STORE\_AC\_DISP *r s ac disp*)

(word at  $s + 'disp$ )  $\leftarrow r$ , with 'ac;

(full at  $s + 'disp$ )  $\leftarrow$  (poison at 'r)

{where ' $disp \in [0 \dots 16383]$ ', ' $sdisp = 'disp/8$ }

$64 \dots 61 \quad r \quad s \quad F \quad 47 \dots 21 \quad ac \quad sdisp \quad 01 \quad 0$  MC

(REG\_STORE\_AC\_INDEX *r s ac y*)

(word at  $s + 8 * y$ )  $\leftarrow r$ , with 'ac;

(full at  $s + 8 * y$ )  $\leftarrow$  (poison at 'r)

$64 \dots 61 \quad r \quad s \quad F \quad 47 \dots 21 \quad ac \quad y \quad 01 \quad 39$  MC

(REG\_STORE\_DISP *r s disp*)

(word at  $s + 'disp$ )  $\leftarrow r$

(full at  $s + 'disp$ )  $\leftarrow$  (poison at 'r)

{where ' $disp \in [0 \dots 524287]$ ', ' $sdisp = 'disp/8$ }

$64 \dots 61 \quad r \quad s \quad F \quad 47 \dots 21 \quad sdisp \quad 00$  MC

(REG\_STORE\_INDEX *r s y*)

(word at  $s + 8 * y$ )  $\leftarrow r$

(full at  $s + 8 * y$ )  $\leftarrow$  (poison at 'r)

$64 \dots 61 \quad r \quad s \quad F \quad 47 \dots 21 \quad 00 \quad y \quad 01 \quad 38$  MC

These operations store both the memory full bit of the access state (§6.1) and the value in the addressed memory cell. The value comes from register *r*. The memory full bit comes from the poison bit associated with register *r*, complementing the action of a REG\_LOAD operation. Thus, these operations are not subject to a poison exception due to *r*.

These operations are only subject to the trapping or forwarding normally controlled by the access state of the addressed memory location. If *ac* is present, its forward, data trap0 and data trap1 disable bits are used; otherwise those of *s* are used.

RAISES

data\_hw\_error, data\_prot, data\_alignment, data\_blocked

COUNTS AS

CNT\_STORE

SEE ALSO

REG\_LOAD, REG\_MOVE

REG\_STORE\_

(RESULTCODE\_SAVE *x*)
$$\begin{array}{ccccccc} & & & & x & 00 & 1D & 00 & C \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 & & \end{array}$$
*x* ← RESULTCODE ← lookahead index

RESULTCODE ← 0

This operation saves and clears the result code register, described in §9.1. The value of RESULTCODE is undefined after an instruction combining RESULTCODE\_SAVE with a floating-point A-operation. The data resultcodes are rotated so that *dr0* corresponds to *opa0*.

RAISES

(nothing)

SEE ALSO

EXCEPTION\_, DATA\_OPA\_SAVE

(ROTATE\_LEFT  $x\ y\ z$ ) $x \leftarrow y \rightarrow z$  ${}_{64} \dots {}_{21} x {}_{16} y {}_{11} z {}_6 1A {}_0$  C(ROTATE\_LEFT\_TEST  $x\ y\ z$ ) $x \leftarrow y \rightarrow z$  ${}_{64} \dots {}_{21} x {}_{16} y {}_{11} z {}_6 1B {}_0$  C(ROTATE\_RIGHT  $x\ y\ z$ ) $x \leftarrow y \leftarrow z$  ${}_{64} \dots {}_{21} x {}_{16} y {}_{11} z {}_6 02 {}_0$  C(ROTATE\_RIGHT\_TEST  $x\ y\ z$ ) $x \leftarrow y \leftarrow z$  ${}_{64} \dots {}_{21} x {}_{16} y {}_{11} z {}_6 03 {}_0$  C

These operations rotate a word to the left or right. They compute the unsigned rotation amount  $z$  modulo 64.

The \_TEST version generates carry if a 1-bit is rotated out of one end of  $y$  and into the other end, and never generates overflow/NaN.

RAISES

(nothing)

SEE ALSO

SHIFT\_LEFT, INT\_SHIFT\_RIGHT, UNS\_SHIFT\_RIGHT, SHIFT\_PAIR

ROTATE\_

(SELECT_FLOAT <i>t u v floatselect cn</i> )	$\begin{matrix} & & t & u & v & floatselect & cn & 06 & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 29 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> — if $CV_{cn} \in 'floatselect$ then <i>u</i> else <i>v</i> end		
(SELECT_FLOAT_TEST <i>t u v floatselect cn</i> )	$\begin{matrix} & & t & u & v & floatselect & cn & 07 & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 29 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> — if $CV_{cn} \in 'floatselect$ then <i>u</i> else <i>v</i> end		
(SELECT_INT <i>t u v intselect cn</i> )	$\begin{matrix} & & t & u & v & intselect & cn & 04 & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 29 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> — if $CV_{cn} \in 'intselect$ then <i>u</i> else <i>v</i> end		
(SELECT_INT_TEST <i>t u v intselect cn</i> )	$\begin{matrix} & & t & u & v & intselect & cn & 05 & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 29 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> — if $CV_{cn} \in 'intselect$ then <i>u</i> else <i>v</i> end		

These operations are used to conditionally select the value *u* or *v*.

The masks *intselect* and *floatselect* describe the values of the condition in  $CV_{cn}$  that will select *u* rather than *v*; see §4.

The condition test *intselect* may be one of SEL\_CY, SEL\_EQ, SEL\_IGT, SEL\_IGE, SEL\_UGT, SEL\_UGE, SEL\_IPL, or SEL\_IPZ. Reversal of *u* and *v* effectively yields the additional tests SEL\_NC, SEL\_NE, SEL\_NLE, SEL\_ILT, SEL\_ULE, SEL\_ULT, SEL\_IMZ, and SEL\_IMI. The condition test *floatselect* may be one of SEL\_FLT, SEL\_FGE, SEL\_FGT, SEL\_FLE, or SEL\_FUN. Reversing *u* and *v* yields additional nameless conditions. Selection based on floating-point equality may use a SELECT\_INT operation with SEL\_EQ.

These operations are “lazy” in that Poison in the selected value is merely propagated to the destination. Hence, no exceptions are raised if either value is poisoned.

The \_TEST versions of these operations never generate overflow/NaN or carry.

## RAISES

(nothing)

## SEE ALSO

INT\_MAX, INT\_MIN, FLOAT\_MAX, FLOAT\_MIN, BIT\_MERGE

(SHIFT\_LEFT  $x\ y\ z$ )

$$x - y \ll z$$

$${}_{64} \dots {}_{21} x {}_{16} y {}_{11} z {}_6 18_0 \quad C$$

(SHIFT\_LEFT\_TEST  $x\ y\ z$ )

$$x - y \ll z$$

$${}_{64} \dots {}_{21} x {}_{16} y {}_{11} z {}_6 19_0 \quad C$$

(SHIFT\_LEFT\_IMM  $t\ u\ sh$ )

$$t - u \ll 'sh$$

{where  $'sh \in [0 \dots 63]$ }

$${}_{64} \dots {}_{47} t {}_{42} u {}_{37} 8 {}_{33} sh {}_{27} 08 {}_{21} \dots 0 \quad A$$

(SHIFT\_LEFT\_IMM\_TEST  $t\ u\ sh$ )

$$t - u \ll 'sh$$

{where  $'sh \in [0 \dots 63]$ }

$${}_{64} \dots {}_{47} t {}_{42} u {}_{37} 8 {}_{33} sh {}_{27} 09 {}_{21} \dots 0 \quad A$$

These operations shift words to the left, filling vacated positions on the right with 0-bits. Unsigned shift counts in  $z$  are taken modulo 64.

The \_TEST version generates carry if a 1-bit is shifted out of  $u$  or  $y$ , and never generates overflow/NaN.

RAISES

(nothing)

SEE ALSO

UNS\_SHIFT\_RIGHT, INT\_SHIFT\_RIGHT, SHIFT\_PAIR, ROTATE\_LEFT

SHIFT\_LEFT\_

... t u v w 14 ... A  
64 47 42 37 32 27 21 0

$$t = (\text{the pair } (u, v) \ll u) / 2^{64}$$

... t u r w 15 ... A  
64 47 42 37 32 27 21 0

$$t = (\text{the pair } (u, v) \ll w) / 2^{64}$$

... t u v w: 16 ... A  
64 47 42 37 32 27 21 0

$$t = (\text{the pair } (u, v) \gg w) \bmod 2^{64}$$

... t u v w 17 ... A  
64 47 42 37 32 27 21 0

$$t = (\text{the pair } (u, v) \gg w) \bmod 2^{64}$$

SHIFT\_PAIR\_LEFT shifts a copy of  $u$  left and fills vacated positions with bits from the left end of  $v$ , whereas SHIFT\_PAIR\_RIGHT shifts a copy of  $v$  right and fills vacated positions with bits from the right end of  $u$ . Unsigned shift counts in  $w$  are taken modulo 64.

The `SHIFT_PAIR_LEFT_TEST` version generates carry if those bits of  $u$  not appearing in  $t$  are not all 0, and never generates overflow/NaN. The `SHIFT_PAIR_RIGHT_TEST` version generates carry if those bits of  $v$  not appearing in  $t$  are not all 0, and never generates overflow/NaN.

RAISES

(nothing)

SEE ALSO

SHIFT\_LEFT, ROTATE\_LEFT, UNS\_SHIFT\_RIGHT, INT\_SHIFT\_RIGHT





(SSW\_DISP  $x$  *offset*)
$$\begin{array}{cccccccccccccccccccc} & & & & & & & & x & 0 & 0 & & hi & 0 & 6 & lo & & \\ & & & & & & & & & & & & & & & & & & \end{array} \quad C$$
 $x \leftarrow \text{ssw} + \text{'offset'} + 1$ {where  $\text{'offset'} \in [0 \dots 119]$ .  $\text{'lo'} = \text{'offset'} \bmod 8$ .  $\text{'hi'} = \lfloor \text{'offset'} / 8 \rfloor$ }(SSW\_RESTORE  $u$ )
$$\begin{array}{cccccccccccccccccccccccc} & & & & & & & & 0 & 0 & u & 00 & 0A & 0A & & & & & \\ & & & & & & & & & & & & & & & & & & \end{array} \quad A$$
 $\text{ssw.cv} \leftarrow u.cv$  $\text{ssw.tm} \leftarrow u.tm$  $\text{ssw.md} \leftarrow u.md$ 

The SSW\_DISP operation is used to load a branch address into a general purpose register  $x$ , rather than a target register. Thus, the value may be later loaded into a target with TARGET\_RESTORE prior to jumping to the location. It also returns the trap, mode, and condition fields of the ssw.

The SSW\_RESTORE operation is used to set the trap, mode, and condition fields in the ssw. The value of cv after an instruction combining SSW\_RESTORE with a \_TEST C-op is undefined.

RAISES

(nothing)

SEE ALSO

TARGET\_RESTORE

(STATE\_LOAD\_DISP  $r$   $s$   $disp$ )

$r$  ← (access state at  $s + 'disp$ )

{where  $'disp \in [0 \dots 524287]$ ,  $'sdisp = 'disp/8$ }

64 ...  $r$   $s$   $F$  ...  $sdisp_{10}_0$  MC

(STATE\_LOAD\_INDEX  $r$   $s$   $y$ )

$r$  ← (access state at  $s + 8 * y$ )

64 ...  $r$   $s$   $F$  ... 00  $y$  00 38<sub>0</sub> MC

These operations load the access state (§6.1) from the addressed memory cell, and convert the access state into an access control field (§6.1) stored as a pointer in register  $r$ . Word alignment is not required; the byte select bits are ignored.

These operations are not subject to the trapping, forwarding, or memory full bit waiting normally controlled by the access state of the addressed memory location.

The pointer  $r$  is constructed as follows (the access control field is constructed by inverting the operations done by a STATE\_STORE operation):

- A copy of the forward enable bit (field "forward\_enable" in the access state) is placed in field "fwd\_disable" of  $r$ .
- A copy of data trap bit 0 (field "trap0\_enable" in the access state) is placed in both field "trap0\_store\_disable" and field "trap0\_load\_disable" of  $r$ .
- A copy of data trap bit 1 (field "trap1\_enable" in the access state) is placed in both field "trap1\_store\_disable" and field "trap1\_load\_disable" of  $r$ .
- The memory full bit (field "full" in the access state) is used to construct the full/empty control (field "fe\_control"). That field is set to FE\_FUTURE if the memory full bit is true, and is set to FE\_SYNC if the memory full bit is false.
- Other bits of  $r$  are set to 0.

RAISES

data\_hw\_error, data\_prot

COUNTS AS

CNT\_LOAD

SEE ALSO

STATE\_STORE, STATE\_LOCK

STATE\_LOAD\_

(STATELOCK_AC_DISP <i>r s ac disp</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \begin{matrix} r & s & C & \dots & ac & sdisp & 01 & 0 \end{matrix}$	MC
<i>r</i> ← (access state at <i>s</i> + 'disp', with 'ac': (access state at <i>s</i> + 'disp' — (forwarded, empty) {where 'disp' ∈ [0...16383], 'sdisp' = 'disp/8'}       )		
(STATELOCK_AC_INDEX <i>r s ac y</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \begin{matrix} r & s & F & \dots & ac & y & 11 & 39 \end{matrix}$	MC
<i>r</i> ← (access state at <i>s</i> + 8 * <i>y</i> , with 'ac': (access state at <i>s</i> + 8 * <i>y</i> — (forwarded, empty)       )		
(STATELOCK_DISP <i>r s disp</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \begin{matrix} r & s & C & \dots & sdisp & 00 & 0 \end{matrix}$	MC
<i>r</i> ← (access state at <i>s</i> + 'disp': (access state at <i>s</i> + 'disp' — (forwarded, empty) {where 'disp' ∈ [0...524287], 'sdisp' = 'disp/8'}       )		
(STATELOCK_INDEX <i>r s y</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \begin{matrix} r & s & F & \dots & 00 & y & 11 & 38 \end{matrix}$	MC
<i>r</i> ← (access state at <i>s</i> + 8 * <i>y</i> ): (access state at <i>s</i> + 8 * <i>y</i> — (forwarded, empty)       )		

These operations allow atomic access state manipulation, with additional access control modification through the operand *ac*. The operation loads the access state (§6.1) from the addressed memory cell, and converts the access state into an access control field (§6.1) stored as a pointer in register *r*, as is done by a STATE\_LOAD operation. The operation then sets the access state stored in the addressed memory cell to forwarded and empty. Word alignment is not required: the byte select bits are ignored.

These operations are not subject to the forwarding or memory full bit waiting normally controlled by the access state of the addressed memory location, except that a location that is both forwarded and not full is considered locked. In this case, the operation fails and is retried later. However, data trap bits are observed as in a normal memory operation. If *ac* is present, its data trap0 and data trap1 disable bits are used; otherwise those of *s* are used.

The STATE\_LOCK operation allows a possibly unforwarded memory word to be forwarded in an indivisible manner, locking the word with an "empty forwarding pointer" access state, while retrieving its current value.

## RAISES

data\_hw\_error, data\_prot

## COUNTS AS

CNT\_STORE

## SEE ALSO

STATE\_LOAD, STATE\_STORE

(STATE\_SCRUB\_DISP  $r\ s\ disp$ )

$64 \dots 61\ 56\ 51\ 47 \dots 21\ sdisp_5\ 08_0$  MC

$dsyn \leftarrow$  (data syndrome at  $s + 'disp$ )  
 $asyn \leftarrow$  (access syndrome at  $s + 'disp$ )  
 $data \leftarrow$  (word at  $s + 'disp$ )  
 for  $i \in [0 \dots 7] : r_i \leftarrow dsyn_i$   
 for  $i \in [8 \dots 11] : r_i \leftarrow asyn_{i-8}$   
 for  $i \in [12 \dots 63] : r_i \leftarrow data_i$   
 {where  $'disp \in [0 \dots 524287]$ ,  $'sdisp = 'disp/8$ }

(STATE\_SCRUB\_INDEX  $r\ s\ y$ )

$64 \dots 61\ 56\ 51\ 47 \dots 21\ 00_0\ y\ 02\ 38_0$  MC

$dsyn \leftarrow$  (data syndrome at  $s + 8 * y$ )  
 $asyn \leftarrow$  (access syndrome at  $s + 8 * y$ )  
 $data \leftarrow$  (word at  $s + 8 * y$ )  
 for  $i \in [0 \dots 7] : r_i \leftarrow dsyn_i$   
 for  $i \in [8 \dots 11] : r_i \leftarrow asyn_{i-8}$   
 for  $i \in [12 \dots 63] : r_i \leftarrow data_i$

These operations atomically load and store the access state (§6.1) and load the data of the addressed memory cell to correct single-bit errors before they become uncorrectable multiple bit errors. Multiple-bit errors must be detected by examination of the syndrome bits. The combined syndrome bits for the data word and access state are returned. If there are no errors detected by the error-correction control logic, then these bits will be zero.

The appendix details the syndrome values returned.

These operations are not subject to the trapping, forwarding, or memory full bit waiting normally controlled by the access state of the addressed memory location.

RAISES

$data\_hw\_error$ ,  $data\_prot$ ,  $data\_alignment$ ,  $data\_blocked$

STATE\_SCRUB\_

(STATE_STORE_AC_DISP <i>r s ac disp</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$ $\begin{matrix} r & s & E & \dots & ac & sdisp & 01 & 0 \end{matrix}$	MC
(word at $s + 'disp$ ) — $r$ ; (access state at $s + 'disp$ ) — $accesscontrol(s)$ , with ' $ac$ {where ' $disp \in [0 \dots 16383]$ , ' $sdisp = 'disp/8$ }		
(STATE_STORE_AC_INDEX <i>r s ac y</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$ $\begin{matrix} r & s & F & \dots & ac & y & 19 & 39 \end{matrix}$	MC
(word at $s + 8 * y$ ) — $r$ ; (access state at $s + 8 * y$ ) — $accesscontrol(s)$ , with ' $ac$		
(STATE_STORE_DISP <i>r s disp</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$ $\begin{matrix} r & s & E & \dots & sdisp & 00 & 0 \end{matrix}$	MC
(word at $s + 'disp$ ) — $r$ ; (access state at $s + 'disp$ ) — $accesscontrol(s)$ {where ' $disp \in [0 \dots 524287]$ , ' $sdisp = 'disp/8$ }		
(STATE_STORE_INDEX <i>r s y</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$ $\begin{matrix} r & s & F & \dots & 00 & y & 19 & 38 \end{matrix}$	MC
(word at $s + 8 * y$ ) — $r$ ; (access state at $s + 8 * y$ ) — $accesscontrol(s)$		

These operations store both the access state (§6.1) and the value in the addressed memory cell. The value comes from register  $r$ . The access state comes from the access control field (§6.1) of register  $s$ , inverting the encoding done by a STATE\_LOAD operation.

These operations are not subject to the trapping, forwarding, or memory full bit waiting normally controlled by the access state of the addressed memory location.

The access state in the memory cell is constructed from the access control field of  $s$  as follows:

- A copy of the forward disable bit (field "fwd\_disable" in the access control) is placed in the forward enable bit, field "forward\_enable", in the access state.
- The logical OR of field "trap0\_store\_disable" and field "trap0\_load\_disable" is placed in the "data trap 0" enable bit, field "trap0\_enable", in the access state.
- The logical OR of field "trap1\_store\_disable" and field "trap1\_load\_disable" is placed in the "data trap 1" enable bit, field "trap1\_enable", in the access state.
- The memory full bit, field "full", is set if the full/empty control (field "fe\_control") is set to FE\_FUTURE; with FE\_SYNC, the memory full bit is cleared. The result is undefined if the field is set to FE\_NORMAL.

The exception is that if the  $ac$  (access control) operand is present, then the forwarding and data trap disable bits and full/empty control bits from  $ac$  replace those from  $s$ .

RAISES

$data\_hw\_error$ ,  $data\_prot$ ,  $data\_alignment$ ,  $data\_blocked$

COUNTS AS

CNT\_STORE

SEE ALSO

STATE\_LOAD, STATE\_LOCK

(STATE\_STORE\_ERROR\_DISP  $r$   $s$   $disp$ )

$64 \dots 61 \overset{r}{56} \overset{s}{51} \overset{E}{47} \dots 21 \overset{00}{16} \overset{sdisp}{5} \overset{01}{0} \quad MC$

(word at  $s + 'disp$ )  $\leftarrow r$ ;

(access state at  $s + 'disp$ )  $\leftarrow$  corrected access state

{where  $'disp \in [0 \dots 16383]$ ,  $'sdisp = 'disp/8$ }

(STATE\_STORE\_ERROR\_INDEX  $r$   $s$   $y$ )

$64 \dots 61 \overset{r}{56} \overset{s}{51} \overset{F}{47} \dots 21 \overset{0}{16} \overset{y}{11} \overset{19}{6} \overset{39}{0} \quad MC$

(word at  $s + 8 * y$ )  $\leftarrow r$ ;

(access state at  $s + 8 * y$ )  $\leftarrow$  corrected access state

These operations store the value and correct the access state (§6.1) in the addressed memory cell, as long as there is a correctable error in the old value stored. The value comes from register  $r$ .

These operations are not subject to the trapping, forwarding, or memory full bit waiting normally controlled by the access state of the addressed memory location.

RAISES

data\_hw\_error, data\_prot, data\_alignment, data\_blocked

COUNTS AS

CNT\_STORE

SEE ALSO

STATE\_SCRUB

STATE\_STORE\_ERROR

(STOREB <i>r s</i> )	$\begin{matrix} & & & & r & s & B & & & & \\ 64 & \dots & 61 & 56 & 51 & 4 & \dots & 0 \end{matrix}$	M
(byte at <i>s</i> ) — <i>r</i>		
(STOREB_AC_DISP <i>r s ac disp</i> )	$\begin{matrix} & & & & r & s & E & & & & ac & disp & 3 \\ 64 & \dots & 61 & 56 & 51 & 4 & \dots & 21 & 16 & \dots & 2 & 0 \end{matrix}$	MC
(byte at <i>s</i> + <i>disp mod 2<sup>48</sup></i> ) — <i>r</i> , with <i>ac</i> {where <i>disp</i> ∈ [0...16383]}		
(STOREB_AC_INDEX <i>r s ac y</i> )	$\begin{matrix} & & & & r & s & F & & & & ac & y & 1E & 39 \\ 64 & \dots & 61 & 56 & 51 & 4 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
(byte at <i>s</i> + <i>y mod 2<sup>48</sup></i> ) — <i>r</i> , with <i>ac</i>		
(STOREB_DISP <i>r s disp</i> )	$\begin{matrix} & & & & r & s & E & & & & disp & 2 \\ 64 & \dots & 61 & 56 & 51 & 4 & \dots & 21 & \dots & 2 & 0 \end{matrix}$	MC
(byte at <i>s</i> + <i>disp mod 2<sup>48</sup></i> ) — <i>r</i> {where <i>disp</i> ∈ [0...524287]}		
(STOREB_INDEX <i>r s y</i> )	$\begin{matrix} & & & & r & s & F & & & & 00 & y & 1E & 38 \\ 64 & \dots & 61 & 56 & 51 & 4 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
(byte at <i>s</i> + <i>y mod 2<sup>48</sup></i> ) — <i>r</i>		

These operations store a byte at the addressed location. If *ac* is present, it is used; otherwise the access control field of *s* is used.

## RAISES

*data\_hw\_error*, *data\_prot*, *data\_alignment*, *data\_blocked*

## COUNTS AS

CNT\_STORE

## SEE ALSO

INT\_LOADB, UNS\_LOADB

(STOREH *r s*)(halfword at *s*)  $\leftarrow r$ 

$$\begin{matrix} & & & r & s & 9 & & & \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 0 \end{matrix} \quad M$$
(STOREH\_AC\_DISP *r s ac disp*)

(halfword at  $s + 'disp \bmod 2^{48}$ )  $\leftarrow r$ , with '*ac*  
 {where '*disp*  $\in [0 \dots 16383]$ , '*sdisp* = '*disp*/4}

$$\begin{matrix} & & & r & s & E & & & ac & sdisp & 9 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 4 & 0 \end{matrix} \quad MC$$
(STOREH\_AC\_INDEX *r s ac y*)(halfword at  $s + 4 * y \bmod 2^{48}$ )  $\leftarrow r$ , with '*ac*

$$\begin{matrix} & & & r & s & F & & & ac & y & 1A & 39 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad MC$$
(STOREH\_DISP *r s disp*)

(halfword at  $s + 'disp \bmod 2^{48}$ )  $\leftarrow r$   
 {where '*disp*  $\in [0 \dots 524287]$ , '*sdisp* = '*disp*/4}

$$\begin{matrix} & & & r & s & E & & & & sdisp & 8 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & & 4 & 0 \end{matrix} \quad MC$$
(STOREH\_INDEX *r s y*)(halfword at  $s + 4 * y \bmod 2^{48}$ )  $\leftarrow r$ 

$$\begin{matrix} & & & r & s & F & & & 00 & y & 1A & 38 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad MC$$

These operations store a halfword at the addressed location. If *ac* is present, it is used; otherwise the access control field of *s* is used.

RAISES

data\_hw\_error, data\_prot, data\_alignment, data\_blocked

COUNTS AS

CNT\_STORE

SEE ALSO

INT\_LOADH, UNS\_LOADH

STOREH\_



(STOREQ <i>r s</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 0 \\ r & s & A & & & & & \end{matrix}$	M
(quarterword at <i>s</i> ) $\leftarrow r$		
(STOREQ_AC_DISP <i>r s ac disp</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \\ r & s & E & & & & & ac & sdisp & 5 & & \end{matrix}$	MC
(quarterword at <i>s + 'disp mod 2<sup>48</sup></i> ) $\leftarrow r$ , with 'ac {where ' <i>disp</i> ' $\in [0 \dots 16383]$ , ' <i>sdisp</i> ' = ' <i>disp</i> /2'}		
(STOREQ_AC_INDEX <i>r s ac y</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \\ r & s & F & & & & & ac & y & 1C & 39 & \end{matrix}$	MC
(quarterword at <i>s + 2 * y mod 2<sup>48</sup></i> ) $\leftarrow r$ , with 'ac		
(STOREQ_DISP <i>r s disp</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \\ r & s & E & & & & & & sdisp & 4 & & \end{matrix}$	MC
(quarterword at <i>s + 'disp mod 2<sup>48</sup></i> ) $\leftarrow r$ {where ' <i>disp</i> ' $\in [0 \dots 524287]$ , ' <i>sdisp</i> ' = ' <i>disp</i> /2'}		
(STOREQ_INDEX <i>r s y</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \\ r & s & F & & & & & 00 & y & 1C & 38 & \end{matrix}$	MC
(quarterword at <i>s + 2 * y mod 2<sup>48</sup></i> ) $\leftarrow r$		

These operations store a quarterword at the addressed location. If *ac* is present, it is used; otherwise the access control field of *s* is used.

## RAISES

data\_hw\_error, data\_prot, data\_alignment, data\_blocked

## COUNTS AS

CNT\_STORE

## SEE ALSO

INT\_LOADQ, UNS\_LOADQ

(STORE <i>r s</i> )	$\begin{matrix} & & & r & s & 8 & & & \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 0 \end{matrix}$	M
(word at <i>s</i> ) ← <i>r</i>		
(STORE_AC_DISP <i>r s ac disp</i> )	$\begin{matrix} & & & r & s & E & & & ac & sdisp & 11 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 5 & 0 \end{matrix}$	MC
(word at <i>s</i> + ' <i>disp mod 2<sup>48</sup></i> ) ← <i>r</i> , with ' <i>ac</i> {where ' <i>disp</i> ∈ [0...16383], ' <i>sdisp</i> = ' <i>disp</i> /8}		
(STORE_AC_INDEX <i>r s ac y</i> )	$\begin{matrix} & & & r & s & F & & & ac & y & 18 & 39 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
(word at <i>s</i> + 8 * <i>y mod 2<sup>48</sup></i> ) ← <i>r</i> , with ' <i>ac</i>		
(STORE_DISP <i>r s disp</i> )	$\begin{matrix} & & & r & s & E & & & sdisp & 10 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 5 & 0 \end{matrix}$	MC
(word at <i>s</i> + ' <i>disp mod 2<sup>48</sup></i> ) ← <i>r</i> {where ' <i>disp</i> ∈ [0...524287], ' <i>sdisp</i> = ' <i>disp</i> /8}		
(STORE_INDEX <i>r s y</i> )	$\begin{matrix} & & & r & s & F & & & 00 & y & 18 & 38 \\ 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix}$	MC
(word at <i>s</i> + 8 * <i>y mod 2<sup>48</sup></i> ) ← <i>r</i>		

These operations store a word at the addressed location. If *ac* is present, it is used; otherwise the access control field of *s* is used.

RAISES

data\_hw\_error, data\_prot, data\_alignment, data\_blocked

COUNTS AS

CNT\_STORE

SEE ALSO

LOAD, STOREB

STORE\_

(STREAM_CUR_SAVE $t$ )	$\begin{array}{cccccccc} & & & t & 08 & 00 & 02 & 00 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & \end{array}$	A
$t \leftarrow \text{SCUR}_D$		
(STREAM_IDENTIFIER_SAVE $t$ )	$\begin{array}{cccccccc} & & & t & 08 & 00 & 01 & 00 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & \end{array}$	A
$t \leftarrow \text{identifier of the executing stream}$		
(STREAM_LOOKAHEAD_SAVE $x$ )	$\begin{array}{cccccccc} & & & x & 00 & 1F & 00 & & & & \\ 64 & \dots & 21 & 16 & 11 & 6 & 0 & & & & \end{array}$	C
$x \leftarrow (\text{lookahead index of the executing stream}) * 4$		
(STREAM_RES_SAVE $t$ )	$\begin{array}{cccccccc} & & & t & 08 & 00 & 03 & 00 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 & \end{array}$	A
$t \leftarrow \text{SRES}_D$		

The STREAM\_CUR\_SAVE and STREAM\_RES\_SAVE operations respectively return the number of streams currently executing and the number of streams currently reserved in the stream's protection domain.

The STREAM\_IDENTIFIER\_SAVE operation is meant to help diagnose the stream management hardware. STREAM\_IDENTIFIER\_SAVE returns the issuing stream's stream number that was assigned by the hardware when the stream was created.

The STREAM\_LOOKAHEAD\_SAVE operation is used to read the three-bit lookahead lock counter index. It is used for mapping between the OPA and OPD registers of the M-unit and the data result codes. Since the data result codes are four-bit values, the index returned is scaled by four.

## RAISES

(nothing)

## SEE ALSO

STREAM\_RESERVE, STREAM\_CREATE, STREAM\_QUIT, §2

(STREAM.CATCH *r t x delay str*)

64 61 56 51 47 42 37 32 30 27 21 16 15 8 6 0 MAC

SSW.pc ← newpc;  
 SSW.md ← newmd;  
 SSW.tm ← newtm;  
 SSW.cv ← 0;  
 D ← newdomain;  
 LEVEL ← newlevel;  
 r ← data;  
 t ← data;  
 x ← data;  
 T0 ← data;  
 EXCEPTION is cleared;  
 RESULTCODE is cleared;  
 instruction counter ← 0;

This operation is internally generated by the hardware to complete the execution of a STREAM-  
 CREATE instruction. As such, IPL privilege is required to explicitly execute it.

RAISES

(nothing)

SEE ALSO

STREAM.CREATE

STREAM.CATCH.

(STREAM\_COUNT\_INST  $x$ )
$$\begin{array}{ccccccc} & & & x & 00 & 18 & 00 \\ 64 & \dots & 21 & 16 & :: & 6 & 0 \end{array} \quad C$$
 $x$  — (instruction counter)(STREAM\_COUNT\_INST\_RESTORE  $x$   $y$ )
$$\begin{array}{ccccccc} & & & x & y & 0A & 00 \\ 64 & \dots & 21 & 16 & :: & 6 & 0 \end{array} \quad C$$
 $x$  — (instruction counter):(instruction counter) —  $y$ 

These operations manipulate the stream's instruction counter. STREAM\_COUNT\_INST returns the counter. STREAM\_COUNT\_INST\_RESTORE sets the instruction counter, which then counts down, stopping once it hits zero. When the instruction counter steps from one down to zero, the instruction count exception is raised.

There is also an instruction issue counter for each protection domain for accounting and performance measurement.

RAISES

(nothing)

SEE ALSO

COUNT\_ISSUES, §10.1

(STREAM\_CREATE\_IMM  $r\ t\ u\ x\ y\ offset$ ) MAC

$\begin{matrix} & & & & r & 00 & F & t & u & lo & 0B & x & y & hi & OE \\ 64 & \dots & 61 & 56 & 51 & 47 & 42 & 37 & 27 & 21 & 16 & 11 & 6 & 0 \end{matrix}$

```

if SCURD = SRESD then
    raise create exception
else
    SCURD ← SCURD + 1;
    SSW.pc' ← SSW.pc + 'offset;
    SSW.md' ← SSW.md;
    SSW.tm' ← SSW.tm;
    SSW.cv' ← 0;
    D' ← D;
    LEVEL' ← LEVEL;
    r' ← r;
    t' ← u;
    x' ← y;
    T0' ← T0;
    EXCEPTION' is cleared;
    RESULTCODE' is cleared;
    instruction counter' ← 0;
end
{where 'offset ∈ [-214 ... 214 - 1], 'lo = 'offset mod 1024, 'hi = ⌊'offset/1024⌋}

```

This operation attempts to create a new instruction stream. The unprimed registers represent registers in the old stream. The primed registers represent registers in the new stream.

If the current number of streams executing in the protection domain (SCUR<sub>D</sub>) is less than the number reserved by prior STREAM\_RESERVE operations (SRES<sub>D</sub>), then the STREAM\_CREATE succeeds, and state is copied from the current stream into the new stream.

By convention, target register T0 contains the ssw for the current trap handler. These registers are duplicated in the new stream. The three general-purpose registers  $r$ ,  $u$ , and  $y$  that are copied into the new stream will typically be the frame pointer, an argument pointer, and some stream identifier. The general purpose registers other than  $r$ ,  $t$ , and  $x$ , the trap registers, and target registers (other than T0) are undefined. The exception register and result code register are cleared (a safe state). The instruction count register is set to zero, which will *not* cause a trap on issues in the stream.

Streams must first be reserved with a STREAM\_RESERVE operation, can then created with a STREAM\_CREATE operation, and are then killed off with a STREAM\_QUIT operation.

RAISES

create

COUNTS AS

CNT.CREATE

SEE ALSO

STREAM\_RESERVE, STREAM\_QUIT, §12.1

STREAM\_CREATE\_

(STREAM\_QUIT)                      64 61 56 51 47 42 37 32 27 21 16 11 6 0      MAC

SCUR<sub>D</sub> — SCUR<sub>D</sub> - 1;  
 SRES<sub>D</sub> — SRES<sub>D</sub> - 1;  
 release trap registers;  
 release OPA/OPD slots;  
 stop execution;

(STREAM\_QUIT\_PRESERVE)            64 61 56 51 47 42 37 32 27 21 16 11 6 0      MAC

SCUR<sub>D</sub> — SCUR<sub>D</sub> - 1;  
 release trap registers;  
 release OPA/OPD slots;  
 stop execution;

The QUIT operation is supervisor-privileged if field "priv\_quit" is set in the program state descriptor. Privileged quit mode lets the operating system clear the stream's state before returning it to the hardware for reallocation (possibly to another protection domain).

Lookahead beyond a STREAM\_QUIT is forbidden. Streams which allow such lookahead will force the STREAM\_QUIT to be retried, wasting issue slots.

The QUIT\_PRESERVE operation preserves the reservation for the current stream.

## RAISES

privileged

## COUNTS AS

CNT\_QUIT

## SEE ALSO

STREAM\_CREATE, STREAM\_RESERVE





(TARGET\_DISP *tn* *offset*)
$$tn \leftarrow ssw.pc + offset$$

{where  $offset \in [-2^{14} \dots 2^{14} - 1]$ }

$$\begin{matrix} & \dots & tn & 2 & offset & 0A & \dots & 0 \\ & 64 & 47 & 44 & 42 & 27 & 21 & 0 \end{matrix} \quad A$$
(TARGET\_INDEX *tn* *u*) $tn \leftarrow ssw.pc + u$ 

$$\begin{matrix} & \dots & tn & 3 & u & 000 & 0A & \dots & 0 \\ & 64 & 47 & 44 & 42 & 37 & 27 & 21 & 0 \end{matrix} \quad A$$
(TARGET\_RESTORE *tn* *u*) $tn \leftarrow u$ 

$$\begin{matrix} & \dots & tn & 1 & u & 000 & 0A & \dots & 0 \\ & 64 & 47 & 44 & 42 & 37 & 27 & 21 & 0 \end{matrix} \quad A$$
(TARGET\_SAVE *x* *tn*) $x \leftarrow StreamStatusWord(ssw.cv, ssw.tm, ssw.md, tn)$ 

$$\begin{matrix} & \dots & x & 0 & 0 & F06 & tn \\ & 64 & 21 & 16 & 13 & 11 & 7 & 6 & 3 & 0 \end{matrix} \quad C$$

These operations establish target values for the program counter to be used by a subsequent branch operation, i.e. one of the operations from the JUMP\_ family, and LEVEL\_RTN.

There are eight target registers addressed by *tn*. The TARGET\_DISP and TARGET\_INDEX operations set the addressed target, using the values currently in the ssw.pc. TARGET\_SAVE saves the StreamStatusWord with the pc replaced by the addressed target in register *x*.

Conversely, TARGET\_RESTORE restores the addressed target from register *u*.

If field "priv\_t0" is set in the program state descriptor, setting target zero is supervisor-privileged; This allows trap-handlers to be trustworthy. See §8.5.

When a target register is loaded, the corresponding program instructions are prefetched; see §7.2. Separating the TARGET from the JUMP allows the instruction fetch latency to be hidden.

RAISES

privileged

COUNTS AS

CNT\_TARGET if not TARGET\_SAVE

SEE ALSO

JUMP\_, LEVEL\_RTN, SSW\_DISP

(TRAP\_RESTORE *tr y*)

(trap register at *'tr*) ← *y*  
 {where *'tr* ∈ [0...7]}

64... 21 00 *y* *tr* 22 0 C

(TRAP\_SAVE *x tr*)

*x* ← (trap register at *'tr*)  
 {where *'tr* ∈ [0...7]}

64... 21 *x* *tr* 03 00 0 C

These operations save and restore values to the trap registers. By convention, these operations are used by the trap handler. The TRAP\_RESTORE operation does not check for poison on *y*. This exception allows the trap handler to free a register without raising a spurious poison exception.

Trap registers are allocated dynamically; see §9.2.

RAISES

(nothing)

TRAP\_

(UNS_CEIL <i>t u</i> )	$\begin{matrix} & & & t & u & 18 & 0B & 08 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> ← unsigned integer ceiling of float <i>u</i>		
(UNS_CEIL_TEST <i>t u</i> )	$\begin{matrix} & & & t & u & 18 & 0B & 09 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> ← unsigned integer ceiling of float <i>u</i>		
(UNS_CHOP <i>t u</i> )	$\begin{matrix} & & & t & u & 18 & 09 & 08 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> ← unsigned integer chop of float <i>u</i>		
(UNS_CHOP_TEST <i>t u</i> )	$\begin{matrix} & & & t & u & 18 & 09 & 09 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> ← unsigned integer chop of float <i>u</i>		
(UNS_FLOOR <i>t u</i> )	$\begin{matrix} & & & t & u & 18 & 0A & 08 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> ← unsigned integer floor of float <i>u</i>		
(UNS_FLOOR_TEST <i>t u</i> )	$\begin{matrix} & & & t & u & 18 & 0A & 09 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> ← unsigned integer floor of float <i>u</i>		
(UNS_NEAR <i>t u</i> )	$\begin{matrix} & & & t & u & 18 & 08 & 08 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> ← unsigned integer nearest float <i>u</i>		
(UNS_NEAR_TEST <i>t u</i> )	$\begin{matrix} & & & t & u & 18 & 08 & 09 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> ← unsigned integer nearest float <i>u</i>		
(UNS_ROUND <i>t u</i> )	$\begin{matrix} & & & t & u & 18 & 0E & 08 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> ← unsigned integer round of float <i>u</i>		
(UNS_ROUND_TEST <i>t u</i> )	$\begin{matrix} & & & t & u & 18 & 0E & 09 & & & \\ 64 & \dots & 47 & 42 & 37 & 32 & 27 & 21 & \dots & 0 \end{matrix}$	A
<i>t</i> ← unsigned integer round of float <i>u</i>		

These operations convert floating-point numbers into unsigned integers. The roundings are directed as in IEEE Standard 754. UNS\_ROUND uses the rounding mode in the ssw.

A float\_invalid exception is raised when the result is negative or too large to represent. In these cases the result is reduced modulo  $2^{64}$ .

The \_TEST versions of these operations never generate carry or overflow/NaN.

## RAISES

float\_invalid, float\_inexact

## SEE ALSO

FLOAT\_INT, FLOAT\_UNSS, INT\_CEIL, INT\_CHOP, INT\_FLOOR, INT\_NEAR, INT\_ROUND, FLOAT\_CEIL, FLOAT\_CHOP, FLOAT\_FLOOR, FLOAT\_NEAR, FLOAT\_ROUND

(UNS\_ADD\_CARRY\_TEST  $x\ y\ z$ )

$x \leftarrow y + z + CV_1.\text{carry}$ , integer

${}_{64} \dots {}_{21} x {}_{16} y {}_{11} z {}_6^{21} {}_0^C$

(UNS\_SUB\_CARRY\_TEST  $x\ y\ z$ )

$x \leftarrow y + \neg z + CV_1.\text{carry}$ , integer

${}_{64} \dots {}_{21} x {}_{16} y {}_{11} z {}_6^{23} {}_0^C$

These operations are intended to be used in multi-word integer add, subtract, and multiply. Note that carry-in is taken from  $CV_1$ , to simplify use of these operations in loops.

RAISES

(nothing)

SEE ALSO

INT\_ADD, INT\_SUB

UNS\_ADD\_CARRY\_

... t u r u 2C ... A  
64 47 42 27 32 27 21 ... 0

...  $t$   $u$   $v$   $w$   $2D$  ... **A**  
64 47 42 37 32 27 21 0

If  $v$  or  $w$  is outside  $[-2^{53} \dots 2^{53} - 1]$ , the `float_extension` exception is raised.

RAISES

float\_extension

SEE ALSO

INT\_ADD\_MUL, INT\_SUB\_MUL, INT\_SUB\_MUL\_REV



(UNSLADB <i>r s</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 0 \end{matrix} \begin{matrix} r & s & 7 \end{matrix}$	M
<i>r</i> — zero extend(byte at <i>s</i> ), with FE_NORMAL		
(UNSLADB_AC_DISP <i>r s ac disp</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 \end{matrix} \begin{matrix} r & s & D & \dots & ac & disp & 3 \end{matrix}$	MC
<i>r</i> — zero extend(byte at <i>s</i> + ' <i>disp</i> mod 2 <sup>48</sup> '), with ' <i>ac</i> {where ' <i>disp</i> ∈ [0...16383]}		
(UNSLADB_AC_INDEX <i>r s ac y</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 \end{matrix} \begin{matrix} r & s & F & \dots & ac & y & OE & 39 \end{matrix}$	MC
<i>r</i> — zero extend(byte at <i>s</i> + <i>y</i> mod 2 <sup>48</sup> ), with ' <i>ac</i>		
(UNSLADB_DISP <i>r s disp</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 \end{matrix} \begin{matrix} r & s & D & \dots & disp & 2 \end{matrix}$	MC
<i>r</i> — zero extend(byte at <i>s</i> + ' <i>disp</i> mod 2 <sup>48</sup> '), with FE_NORMAL {where ' <i>disp</i> ∈ [0...524287]}		
(UNSLADB_INDEX <i>r s y</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 \end{matrix} \begin{matrix} r & s & F & \dots & 00 & y & OE & 38 \end{matrix}$	MC
<i>r</i> — zero extend(byte at <i>s</i> + <i>y</i> mod 2 <sup>48</sup> ), with FE_NORMAL		

These operations load an unsigned byte from memory. The *fe\_control* is taken from the *ac* field if present, or forced to FE\_NORMAL. If *ac* is present, its forward, data trap0, and data trap1 disable bits are used; otherwise those of *s* are used.

## RAISES

*data\_hw\_error*, *data\_prot*, *data\_alignment*, *data\_blocked*

## COUNTS AS

CNT\_LOAD

## SEE ALSO

STOREB, INT\_LOADB

- (UNSLoadH *r s*) 64... 61 56 51 47... 0 M  
*r* — zero extend(halfword at *s*), with FE\_NORMAL
- (UNSLoadH\_AC\_DISP *r s ac disp*) 64... 61 56 51 47... 21 ac sdisp 9 MC  
*r* — zero extend(halfword at *s* + '*disp* mod 2<sup>48</sup>'), with '*ac*  
 {where '*disp* ∈ [0...16383], '*sdisp* = '*disp*/4}
- (UNSLoadH\_AC\_INDEX *r s ac y*) 64... 61 56 51 47... 21 ac y 0A 39 MC  
*r* — zero extend(halfword at *s* + 4 \* *y* mod 2<sup>48</sup>), with '*ac*
- (UNSLoadH\_DISP *r s disp*) 64... 61 56 51 47... 21 sdisp 8 MC  
*r* — zero extend(halfword at *s* + '*disp* mod 2<sup>48</sup>'), with FE\_NORMAL  
 {where '*disp* ∈ [0...524287], '*sdisp* = '*disp*/4}
- (UNSLoadH\_INDEX *r s y*) 64... 61 56 51 47... 21 00 y 0A 38 MC  
*r* — zero extend(halfword at *s* + 4 \* *y* mod 2<sup>48</sup>), with FE\_NORMAL

These operations load an unsigned halfword from memory. The *fe\_control* is taken from the *ac* field if present, or forced to FE\_NORMAL. If *ac* is present, its forward, data trap0, and data trap1 disable bits are used; otherwise those of *s* are used.

## RAISES

*data\_hw\_error*, *data\_prot*, *data\_alignment*, *data\_blocked*

## COUNTS AS

CNT\_LOAD

## SEE ALSO

STOREH, INT\_LOADH

## UNSLoadH\_



(UNS_LOADQ <i>r s</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 0 \end{matrix}$	M
$r \leftarrow \text{zero extend}(\text{quarterword at } s), \text{ with FE\_NORMAL}$		
(UNS_LOADQ_AC_DISP <i>r s ac disp</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 3 & 0 \end{matrix}$	MC
$r \leftarrow \text{zero extend}(\text{quarterword at } s + 'disp \bmod 2^{48}), \text{ with 'ac}$ {where ' <i>disp</i> ' $\in [0 \dots 16383]$ , ' <i>sdisp</i> ' = ' <i>disp</i> /2'}		
(UNS_LOADQ_AC_INDEX <i>r s ac y</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 3 & 0 \end{matrix}$	MC
$r \leftarrow \text{zero extend}(\text{quarterword at } s + 2 * y \bmod 2^{48}), \text{ with 'ac}$		
(UNS_LOADQ_DISP <i>r s disp</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 3 & 0 \end{matrix}$	MC
$r \leftarrow \text{zero extend}(\text{quarterword at } s + 'disp \bmod 2^{48}), \text{ with FE\_NORMAL}$ {where ' <i>disp</i> ' $\in [0 \dots 524287]$ , ' <i>sdisp</i> ' = ' <i>disp</i> /2'}		
(UNS_LOADQ_INDEX <i>r s y</i> )	$\begin{matrix} 64 & \dots & 61 & 56 & 51 & 47 & \dots & 21 & 16 & 11 & 6 & 3 & 0 \end{matrix}$	MC
$r \leftarrow \text{zero extend}(\text{quarterword at } s + 2 * y \bmod 2^{48}), \text{ with FE\_NORMAL}$		

These operations load an unsigned quarterword from memory. When the destination register *r* is *r0* with UNS\_LOADQ, no operation is performed. The *fe\_control* is taken from the *ac* field if present, or forced to FE\_NORMAL. If *ac* is present, its forward, data trap0, and data trap1 disable bits are used; otherwise those of *s* are used.

## RAISES

*data\_hw\_error*, *data\_prot*, *data\_alignment*, *data\_blocked*

## COUNTS AS

CNT\_LOAD

## SEE ALSO

STOREQ, INT\_LOADQ

(UNS\_RECIP\_SHIFT  $x\ y$ )

$x = \log_2 y$ , round to ceiling

$64 \dots 21 \ 16 \ 11 \ 6 \ 0 \quad C$

(UNS\_RECIP\_SHIFT\_TEST  $x\ y$ )

$x = \log_2 y$ , round to ceiling

$64 \dots 21 \ 16 \ 11 \ 6 \ 0 \quad C$

These operations are used to compute integer reciprocals. They compute the ceiling of the log base 2 of  $y$ . When  $y$  is zero,  $x$  is set to  $-1$ .

RAISES

(nothing)

SEE ALSO

UNS\_DIV, §12.6

UNS\_RECIP\_SHIFT\_

(UNS\_SHIFT\_RIGHT  $x$   $y$   $z$ )
$$\begin{matrix} & & & & x & y & z & 1C \\ & & & & 64 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad C$$
 $x - y \gg z$ (UNS\_SHIFT\_RIGHT\_TEST  $x$   $y$   $z$ )
$$\begin{matrix} & & & & x & y & z & 1D \\ & & & & 64 & \dots & 21 & 16 & 11 & 6 & 0 \end{matrix} \quad C$$
 $x - y \gg z$ 

These operations shift to the right, filling in 0's on the left. Unsigned shift counts in  $z$  are taken modulo 64.

The \_TEST version generates carry if a 1-bit is shifted out of  $w$  or  $y$ , and never generates overflow/NaN.

RAISES

(nothing)

SEE ALSO

INT\_SHIFT\_RIGHT, SHIFT\_LEFT, SHIFT\_PAIR\_RIGHT

## Chapter 12: Programming Examples

### 12.1 Stream Creation

[[This needs examples.]]

### 12.2 Forwarding Pointers

[[This needs examples.]]

### 12.3 Vector Loops

Consider this Fortran loop to compute the inner product:

```
<fortran inner product>≡  
    do 100 i = 1, n  
        sum = sum + a(i)*b(i)  
100    continue
```

---

It could be compiled to the TERA program fragment shown below (omitting most of the preamble, and with the loop unrolled):

```

<tera inner product>≡
    (allocate-from-reg Reg 1)
    (assign-reg Reg
      ntrips sum sumoffset
      stackpointer
      ai apointer astep
      bi bpointer bstep
    )
    (equ ZERO r0)
    (inst 1 (INT_LOAD ai apointer)
      (TARGET_DISP t1 loop100)
      (REG_MOVE sum ZERO))
(label loop100)
    (inst 0 (INT_LOAD bi bpointer)
      (INT_ADD apointer apointer astep)
      (INT_ADD bpointer bpointer bstep))
    (inst 1 (INT_LOAD ai apointer)
      (FLOAT_ADD_MUL sum sum ai bi)
      (INT_ADD apointer apointer astep))
    (inst 0 (INT_LOAD bi bpointer)
      (INT_SUB_IMM_TEST ntrips ntrips 2)
      (INT_ADD bpointer bpointer bstep))
    (inst 1 (INT_LOAD ai apointer)
      (FLOAT_ADD_MUL sum sum ai bi)
      (JUMP if_le c0 t1))
    (inst 0 (STORE_INDEX sum stackpointer sumoffset))

```

The TARGET in the first instruction sets the target's program counter. The lookahead values let pairs of instructions in the loop run in parallel. The loop achieves one flop per instruction.

Another Fortran loop of interest is the following:

```

<fortran inner product>≡
    do 200 i = 1,m
        do 100 j = 1,n
            c(i) = c(i) + a(i,j)*b(j)
100        continue
200    continue

```

Loop transformations (strip mining and interchange) yield

```

<fortran inner product>≡
      do 201 ii = 1,m - 19,20
        lasti = ii + 19
        do 101 j = 1,n
          do 1 i = ii,lasti
            c(i) = c(i) + a(i,j)*b(j)
1          continue
101        continue
201      continue
        do 202 i = lasti + 1,m
          do 102 j = 1,n
            c(i) = c(i) + a(i,j)*b(j)
102          continue
202        continue

```

The do 1 loop may now be unrolled:

```

<unrolled fortran inner product>≡
      do 201 ii = 1,m - 19,20
        lasti = ii + 19
        do 101 j = 1,n
          c(ii) = c(ii) + a(ii, j)*b(j)
          c(ii + 1) = c(ii + 1) + a(ii + 1,j)*b(j)
          c(ii + 2) = c(ii + 2) + a(ii + 2,j)*b(j)
          ...
          c(ii + 19) = c(ii + 19) + a(ii + 19,j)*b(j)
101        continue
201      continue
        do 202 i = lasti + 1,m
          do 102 j = 1,n
            c(i) = c(i) + a(i,j)*b(j)
102          continue
202        continue

```

The do 101 loop now corresponds to the TERA assembly language fragment below (again, omitting the preamble):

```

<tera unrolled inner product>≡
    (allocate-from-reg Reg 1)
    (assign-reg Reg
      bj bij bpointer bstep
      .aij apointer astep abigstep
      c_0 c_1 c_17 c_18 c_19
    )
    ; ...
    (inst 0 (TARGET_DISP t1 loop101))
(label loop101)
    (inst 0 (INT_LOAD bj bpointer)
      (INT_ADD apointer apointer abigstep)
      (INT_ADD bpointer bpointer bstep))
    (inst 0 (INT_LOAD aij apointer)
      (INT_ADD apointer apointer astep))
    (inst 0 (INT_LOAD aij apointer)
      (FLOAT_ADD_MUL c_0 c_0 aij bj)
      (INT_ADD apointer apointer astep))
    (inst 0 (INT_LOAD aij apointer)
      (FLOAT_ADD_MUL c_1 c_1 aij bj)
      (INT_ADD apointer apointer astep))
    ; ...
    (inst 0 (INT_LOAD aij apointer)
      (FLOAT_ADD_MUL c_17 c_17 aij bj)
      (INT_ADD apointer apointer astep))
    (inst 0 (INT_LOAD aij apointer)
      (FLOAT_ADD_MUL c_18 c_18 aij bj)
      (INT_SUB_IMM_TEST ntrips ntrips 1))
    (inst 7 (FLOAT_ADD_MUL c_19 c_19 aij bj)
      (JUMP if_ile c0 t1))
    ; ...

```

The lookahead values of 0 throughout most of the loop could be increased by using distinct *aij* and *apointer* registers for each value of *i*, but this consumes more registers and thereby decreases the unrolling factor.

Minimal lookahead and an unrolling factor of 20 yields 40 flops every 22 instructions or about 1.9 flop/instruction. (This figure could be improved to about 80 flops every 42 instructions by unrolling two iterations of the *j* loop.) On the other hand, a sustained lookahead of 7, the maximum possible, can be had by unrolling 8 iterations of the *i* loop and 2 of the *j* loop. This approach still yields a respectable 32 flops every 18 instructions, or about 1.8 flop/instruction, with eight times fewer streams needed. Once again, the somewhat lengthy preamble is omitted; in this case, it involves loading not just 8 *ci*'s but 8 *aij*'s as well. The loop uses 23 registers, so it is quite reasonable to expect a compiler to unroll as fully as this:

```

<tera fully unrolled inner product>≡
    (allocate-from-reg Reg 1)
    (assign-reg Reg
      ntrips
      a0j alj a7j apointer ajstep
      bj0 bj1 bpointer bstep c0 c1 c7)
    (define AISTEP (double 'SIZE))
    ;...
    (inst 0 (TARGET_DISP t1 loop))
(label loop)
    (inst 7 (INT_LOAD a0j apointer)
      (FLOAT_ADD_MUL c0 c0 a0j bj0)
      (INT_ADD bpointer bpointer bstep))
    (inst 7 (INT_LOAD_DISP alj apointer AISTEP)
      (FLOAT_ADD_MUL c1 c1 alj bj0))
    ;...
    (inst 7 (INT_LOAD_DISP a7j apointer (* 7 AISTEP))
      (FLOAT_ADD_MUL c7 c7 a7j bj0))
    (inst 7 (INT_LOAD bj0 bpointer)
      (INT_ADD apointer apointer ajstep)
      (INT_ADD bpointer bpointer bstep))
    (inst 7 (INT_LOAD a0j apointer)
      (FLOAT_ADD_MUL c0 c0 a0j bj1)
      (INT_SUB_IMM_TEST ntrips ntrips 2))
    (inst 7 (INT_LOAD_DISP alj apointer AISTEP)
      (FLOAT_ADD_MUL c1 c1 alj bj1))
    ;...
    (inst 7 (INT_LOAD_DISP a7j apointer (* 7 AISTEP))
      (FLOAT_ADD_MUL c7 c7 a7j bj1))
    (inst 7 (INT_LOAD bj1 bpointer)
      (INT_ADD apointer apointer ajstep)
      (JUMP if_ile c0 t1))
    ;...

```



## 12.4 Doubled Precision Floating-point Arithmetic

The TERA architecture provides support for 128-bit “doubled precision” floating-point arithmetic. A doubled precision representation is an ordered pair  $[X, x]$  of floating-point numbers in which  $x$  is insignificant compared to  $X$ , that is,  $\text{round}(X + x) = X$ . The only rounding mode supported in doubled precision arithmetic is “round to nearest”.

We say  $[X, x]$  is the doubled precision representation of the real number  $\xi$  if  $X = \text{round}(\xi)$  and  $x = \text{round}(\xi - \text{round}(\xi))$ . It follows from the definition that  $\text{round}(X + x) = X$ . Testing the more significant part of a doubled precision value is sufficient because of this “normalization” property. Another important property is this: if  $A$  and  $B$  are floating-point numbers, then there is a unique, exact doubled precision representation for  $A + B$ .

The representation  $[X, x]$  of  $A + B$  is computed as follows:

```
<doubled precision math>≡
(define (doubled_add_single X x A B temp1)
  (inst 0 (FLOAT_MMAX temp1 A B) (FLOAT_ADD X A B))
  (inst 0 (FLOAT_MMIN temp1 A B) (FLOAT_SUB x temp1 X))
  (inst 0 (FLOAT_ADD x x temp1))
  )
```

A doubled precision floating-point add,  $[Z, z] = [X, x] + [Y, y]$ , is computed like this, where `temp1`, `temp2`, `temp3`, and `temp4` are temporary registers that are distinct from those holding  $Z$  or  $z$ :

```
<doubled precision math>≡
(define (doubled_add Z z X x Y y temp1 temp2 temp3 temp4)
  (let* ((A temp1) (a temp2) (B temp3) (b temp4)
        (C B) (c a) (t z) (u Z)
        )
    (inst 0 (FLOAT_MMAX t X Y) (FLOAT_ADD A X Y))
    (inst 0 (FLOAT_MMIN t X Y) (FLOAT_SUB a t A))
    (inst 0 (FLOAT_ADD a a t) (FLOAT_ADD B x y))
    (inst 0 (FLOAT_MMAX t x y) (FLOAT_ADD a a B))
    (inst 0 (FLOAT_SUB b t B) (FLOAT_ADD C A a))
    (inst 0 (FLOAT_MMIN u x y) (FLOAT_SUB c A C))
    (inst 0 (FLOAT_ADD c c a) (FLOAT_ADD b b u))
    (inst 0 (FLOAT_ADD c c b))
    (inst 0 (FLOAT_ADD Z C c))
    (inst 0 (FLOAT_SUB z C Z))
    (inst 0 (FLOAT_ADD z z c))
  )
)
```

Doubled precision floating-point subtract is similar, with the  $y$  and  $Y$  operands explicitly negated.

*<doubled precision math>*  $\equiv$

```
(define (doubled_sub Z z X x Y y temp1 temp2 temp3 temp4)
  (let* ((A temp1) (a temp2) (B temp3) (b temp4)
        (C B) (c a) (t z) (u Z)
        )
    (inst 0 (BIT_MASK a 63 63) (FLOAT_SUB A X Y))
    (inst 0 (BIT_XOR a Y a) (BIT_XOR u y a))
    (inst 0 (FLOAT_MMAX t X a) (FLOAT_SUB B x y))
    (inst 0 (FLOAT_MMIN t X a) (FLOAT_SUB a t A))
    (inst 0 (FLOAT_MMAX t x u) (FLOAT_ADD a a t))
    (inst 0 (FLOAT_SUB b t B) (FLOAT_ADD a a B))
    (inst 0 (FLOAT_ADD C A a))
    (inst 0 (FLOAT_MMIN u x u) (FLOAT_SUB c A C))
    (inst 0 (FLOAT_ADD c c a) (FLOAT_ADD b b u))
    (inst 0 (FLOAT_ADD c c b))
    (inst 0 (FLOAT_ADD Z C c))
    (inst 0 (FLOAT_SUB z C Z))
    (inst 0 (FLOAT_ADD z z c))
  )
)
```

---

The doubled precision product  $[Z, z] = [X, x] \times [Y, y]$  is computed as follows, where `temp1` and `temp2` must be temporary registers distinct from those holding `Z`, `z`, `X`, `x`, `Y`, or `y`. This code relies on the fact that the floating-point multiply-add operations only round once.

```

<doubled precision math>≡
(define (doubled_mul Z z X x Y y temp1 temp2)
  (let* ((a temp1) (b temp2)
        (c temp1) (d temp2) (e z) (f temp2)
        (ZERO r0))
    )
    (inst 0 (FLOAT_MUL_LOWER a ZERO X y))
    (inst 0 (FLOAT_MUL_LOWER b ZERO x Y))
    (inst 0 (FLOAT_ADD_MUL c ZERO X Y)
      (FLOAT_ADD d a b))
    (inst 0 (FLOAT_MUL_LOWER e c X Y))
    (inst 0 (FLOAT_ADD f d e))
    (inst 0 (FLOAT_MMAX z c f) (FLOAT_ADD Z c f))
    (inst 0 (FLOAT_MMIN c c f) (FLOAT_SUB z z Z))
    (inst 0 (FLOAT_ADD z z c))
  )
)

```

An important special case occurs when products of working precision numbers  $X$  and  $Y$  are to be computed in doubled precision  $[Z, z]$ :

```

<doubled precision math>≡
(define (doubled_single_mul Z z X Y)
  (let ((ZERO r0))
    (inst 0 (FLOAT_ADD_MUL Z ZERO X Y))
    (inst 0 (FLOAT_MUL_LOWER z Z X Y))
  )
)

```

## 12.5 Floating-point Division and Square Root

While directly implementing floating-point division was deemed infeasible, the TERA architecture provides support for correctly rounded IEEE division. Starting with a reciprocal approximation, the adder-multiplier is used to compute a correctly rounded quotient. The floating-point divide  $q = x/y$  is computed like this, where  $q$ ,  $x$  and  $y$  are held in registers and  $temp1$  is an additional temporary register which must be distinct from the first three.

```

<floating divide>≡
(define (float_divide q x y temp1 temp2)
  (let ((r temp1) (e temp2))
    (float_reciprocal r y q)
    (inst 0 (FLOAT_DIV_APPROX q y x r))
    (inst 0 (FLOAT_DIV_ERROR e x y q))
    (inst 0 (FLOAT_DIV q q e r))
  )
)

```

---

```

<floating divide>≡
(define (float_reciprocal r y temp1)
  (let ((e temp1))
    (inst 0 (FLOAT_RECIP_APPROX r y)) ; traps if y is denorm
    (inst 0 (FLOAT_RECIP_ERROR e y r))
    (inst 0 (FLOAT_ITER r r e r))
    (inst 0 (FLOAT_RECIP_ERROR e y r))
    (inst 0 (FLOAT_ITER r r e r))
  )
)
(define (float_reciprocal_denorm r y)
  (let ((temp1 r))
    (inst 0 (INT_IMM temp1 1074))
    (inst 0 (FLOAT_SCALB temp1 y temp1))
    (inst 0 (INT_RECIP_APPROX r temp1))
  )
)

```

---

The first `FLOAT_RECIP_APPROX` gives a reciprocal that is accurate to 14 bits. The `FLOAT_RECIP_ERROR` and `FLOAT_ITER` pairs form a Newton iteration, which raises the accuracy to 28 and then 54 bits. The product of the reciprocal  $r$  and the numerator  $x$  is a quotient  $q$  correct to 1 ulp. The final instructions compute a remainder to correctly round  $q$  and deliver the final quotient. When the divisor  $y$  is denormalized, the trap handler should execute the `float_reciprocal_denorm` code sequence to compute the correct initial reciprocal approximation.

Computing the square root is performed similarly. The square root  $q = \sqrt{y}$  is computed like this, where  $q$  and  $y$  are held in registers, and `temp1` is an additional temporary register which must be distinct from the first two.

```

<floating square root>≡
(define (float_sqrt q y temp1 temp2)
  (let ((r temp1) (e temp2))
    (_float_sqrt q y r e)
    (inst 0 (FLOAT_SQRT_ERROR_TEST e y q q))
    (inst 0 (FLOAT_SQRT q q e r))
  )
)
(define (_float_sqrt q y r e)
  (inst 0 (FLOAT_RSQRT_APPROX r y)) ; traps if y is denorm
  (inst 0 (FLOAT_SQRT_APPROX_TEST q y y r))
  (inst 0 (FLOAT_RSQRT_ERROR_TEST e y q r))
  (inst 0 (FLOAT_ITER r r e r))
  (inst 0 (FLOAT_SQRT_APPROX_TEST q y y r))
  (inst 0 (FLOAT_RSQRT_ERROR_TEST e y q r))
  (inst 0 (FLOAT_ITER r r e r))
  (inst 0 (FLOAT_SQRT_APPROX_TEST q y y r))
)
(define (float_rsqrt_denorm r y)
  (let ((temp1 r))
    (inst 0 (INT_IMM temp1 1022))
    (inst 0 (FLOAT_SCALB temp1 y temp1))
    (inst 0 (INT_RSQRT_APPROX r temp1))
  )
)

```

Here, the initial approximation to the reciprocal square root is correct to at least 14 bits. The `FLOAT_SQRT_APPROX_TEST` uses the reciprocal root to compute an estimate of the square root. The two iterations improve the accuracy to the necessary 54 bits. The final operation computes the correct rounding for the delivered result. When the argument  $y$  is denormalized, the trap handler should execute the `float_rsqrt_denorm` code sequence to compute the correct initial reciprocal square root approximation.

## 12.6 Integer Division

The TERA architecture provides support for 64-bit integer division, including both signed and unsigned integer data types. The current implementation supports 53-bit integer division in hardware and longer operands in software. For signed division, we provide instructions to allow the quotient to be rounded toward zero by chopping, as in FORTRAN, or rounded toward negative infinity, so that  $q = \lfloor \frac{x}{y} \rfloor$ .

The FORTRAN integer divide  $q = x/y$  is computed like this, where  $q$ ,  $x$  and  $y$  are held in registers, and  $\text{temp1}$  is an additional temporary register, which must be distinct from the first three.

```

<integer divide>≡
(define (int_reciprocal r y temp1 temp2)
  (let ((fy temp2)
        (e temp1)
        )
    (inst 0 (FLOAT_INT fy y))
    (inst 0 (INT_RECIP_APPROX r fy))
    (inst 0 (INT_RECIP_ERROR e fy r))
    (inst 0 (FLOAT_ITER r r e r))
    (inst 0 (INT_RECIP_ERROR e fy r))
    (inst 0 (FLOAT_ITER r r e r))
    (inst 0 (INT_DIV_CHOP e y y r))
    (INT_ADD_IMM r r 1))
    (inst 0 (INT_SUB r r e))
  )
)

```

---

The first reciprocal approximation is correct to 14 bits. Two iterations raise that accuracy to 54 bits. The fix step is needed to guarantee that  $r$  is correctly rounded to the ceiling of the reciprocal. Finally, the divide instruction multiplies by the reciprocal and shifts right to compute the correct quotient.

```

<integer divide>≡
(define (int_divide_chop q x y temp1 temp2)
  (let ((r temp1)
        )
    (int_reciprocal r y q temp2)
    (inst 0 (INT_DIV_CHOP q y x r))
  )
)
(define (int_divide_chop_test q x y temp1 temp2)
  (let ((r temp1)
        )
    (int_reciprocal r y q temp2)
    (inst 0 (INT_DIV_CHOP_TEST q y x r))
  )
)

```

Signed integer division with floored rounding is analogous, except the final INT\_DIV\_CHOP is replaced with INT\_DIV\_FLOOR so that the sign of the (implied) remainder agrees with the denominator rather than the numerator.

```

<integer divide>≡
(define (int_divide_floor q x y temp1 temp2)
  (let ((r temp1)
        )
    (int_reciprocal r y q temp2)
    (inst 0 (INT_DIV_FLOOR q y x r))
  )
)
(define (int_divide_floor_test q x y temp1 temp2)
  (let ((r temp1)
        )
    (int_reciprocal r y q temp2)
    (inst 0 (INT_DIV_FLOOR_TEST q y x r))
  )
)

```

The unsigned quotient is computed similarly:

```

<unsigned divide>≡
(define (uns_reciprocal r y temp1 temp2)
  (let ((fy temp2)
        (e temp1)
        )
    (inst 0 (FLOAT_UNUS fy y))
    (inst 0 (INT_RECIP_APPROX r fy))
    (inst 0 (INT_RECIP_ERROR e fy r))
    (inst 0 (FLOAT_ITER r r e r))
    (inst 0 (INT_RECIP_ERROR e fy r))
    (inst 0 (FLOAT_ITER r r e r))
    (inst 0 (UNS_DIV e y y r)
      (INT_ADD_IMM r r 1))
    (inst 0 (INT_SUB r r e))
  )
)

```

---

```

<unsigned divide>≡
(define (uns_divide q x y temp1)
  (let ((r temp1)
        )
    (uns_reciprocal r y q)
    (inst 0 (UNS_DIV q y x r))
  )
)
(define (uns_divide_test q x y temp1)
  (let ((r temp1)
        )
    (uns_reciprocal r y q)
    (inst 0 (UNS_DIV_TEST q y x r))
  )
)

```

---



Note that when the divisor is constant, the sequence simplifies down to one compute instruction (and one constant which must be materialized). For example, the following two instructions compute  $q = x/20$ .

```

<integer divide by 20>≡
(define (int_divide_20 q x)
  (let* ((r q))
    (const FIFTH (+ (- (quotient (+ (expt 2 56) 4) 5) (expt 2 53))
                     (* (- 510 3) (expt 2 53))))
    (inst 0 (LOAD_DISP r LINKAGE_PTR FIFTH))
    (inst 0 (INT_DIV_CHOP q r0 x r))
  )
)

```

---

## Chapter 13: I/O Processor Introduction

The I/O processor contains four instruction streams and a control word. The control word is used to assign a segment descriptor for fetching instructions and initializing the streams. The four streams have dedicated purposes: memory load, memory store, HIPPI input and HIPPI output. For each stream, instructions are fetched and executed in a linear fashion. If an exceptional event occurs during the execution of an instruction, the stream performs a link operation with the driver to inform it of the exception. A link operation is defined as a stream status word production, followed by a program counter consumption. The driver program must use consumer/producer semantics on the link address and the new control word address, respectively. The I/O processor ignores the forward, data trap, and memory full bits when fetching instructions.

- The *memory load* stream loads from data or I/O memory into the outbound data buffer.
- The *memory store* stream stores from the inbound data buffer into data or I/O memory.
- The *HIPPI output* stream transfers bursts of data from the outbound data buffer out through the HIPPI interface.
- The *HIPPI input* stream transfers bursts of received data into the inbound data buffer.

The HIPPI interface section of the IOP is designed to conform with the physical layer specification of the ANSI X3T9.3 committee. The basic HIPPI clock rate is 25 Mhz, and the timeout clock period is 1 microsecond. The longest timeout period is 16.8 seconds. The HIPPI out section of the IOP has an external, fixed 50 Mhz clock which is used to generate the 25 Mhz timing and the IOP timeout clock. The HIPPI in section synchronizes to the source clock for its connection, yet uses the fixed timeout clock generated by the HIPPI out section.

Each half of the IOP can operate as either a 32- or 64-bit HIPPI channel. The channel width can be selected when making each connection. The load and store streams operate only on 64-bit words.

On power up, the IOP must not request or accept any connections until it has been initialized. To satisfy this requirement, some (external) power on reset circuit is needed. In addition, connections must be inhibited during scan.

### 13.1 Link Status Word

Each stream in the I/O processor produces a link status word when it links. That word generally indicates the reason for linking, and the program counter at which the link occurred. The program counter in both link words is a byte offset into the instruction segment. The lower three bits are ignored, since the IOP only performs full word, aligned, instruction fetches. The field "exception" is set whenever one of the exceptions in bits 53 to 39 is set. The field "status\_link" is set whenever the field "pc" is not a program counter, but instead is some data such as an lfield or error offset.

Valid	Bits	Wd	Field Name	Type	Description
<i>IOPStatusWord: Exceptions</i>					
LSOI	63	1	exception	Flag	Exception
LSI	62	1	status_link	Flag	Status result
	61-56	6	os_field	Uns	Reserved for O/S use; IOP writes 0
	55-54	2	0		<i>reserved</i>
LSOI	53	1	forced_link	Flag	Forced link Operation
LSOI	52	1	link_error	Flag	Link Error
LSOI	51	1	p_limit_error	Flag	Instruction Segment Limit Error
LSOI	50	1	p_- unimplemented_- address	Flag	Instruction Address unimplemented on resource
LSOI	49	1	p_uncorrectable_- error	Flag	Uncorrectable Instruction Error
LSOI	48	1	illegal_op_code	Flag	Illegal OP code
S	47	1	packet_end	Flag	Packet End exception
LSI	46	1	limit_error	Flag	Segment Limit Error
LSI	45	1	unimplemented_- address	Flag	Address unimplemented on resource
LSOI	44	1	uncorrectable_- error	Flag	Uncorrectable Data Error
OI	43	1	connect_lost	Flag	Connect lost
OI	42	1	interconnect_lost	Flag	Interconnection lost
OI	41	1	bad_connect	Flag	Unable to request connection
OI	40	1	timeout	Flag	Time out
O	39	1	no_connection	Flag	No connect before OUT_PACKET
	38-35	4	0		<i>reserved</i>
<i>IOPStatusWord: Status</i>					
LSOI	34-33	2	Stream_identity	IopStream	Stream Identity
LSOI	32	1	loopback	Flag	Loopback
<i>IOPStatusWord: PC</i>					
LSOI	31-0	32	pc	Uns	Program Counter or Ifield

The field "Stream\_identity" is encoded using the following enumeration.

Name	Value	Meaning
------	-------	---------

#### *IopStream*

IOP_LOAD	0	Load stream
IOP_OUT	1	Out stream
IOP_STORE	2	Store stream
IOP_IN	3	In stream

The link status words are arranged at word indices 0 through 7 in the IOP instruction segment.

Each stream has a pair, status and next pc. These are laid out in the following order: load\_status, load\_next\_pc, out\_status, out\_next\_pc, store\_status, store\_next\_pc, in\_status, in\_next\_pc.

## Chapter 14: I/O Operation Descriptions

I/O Processor programs have the same syntactic form as Lisp expressions. The CPU instructions are composed of several operations, IOP instructions always contain exactly one operation. Therefore, the INST wrapper is not needed in IOP assembly programs.

(INST\_SEGMENT *dist\_en m\_type unit limit base*)

<sup>00 0</sup><sub>64 56 55</sub> *dist\_en* <sup>54</sup><sub>54</sub> *m\_type* <sup>0</sup><sub>52 48</sub> *unit* <sup>0</sup><sub>40 39</sub> *limit* <sup>0</sup><sub>24 19</sub> *base* <sub>0</sub>    I

InstSegment — immediate data

The segment word holds the data address translation descriptor for IOP instructions. The format is the same as data map entries in the processor except that the load and store levels and locked bit are omitted.

The I/O Processor is reset or initialized through the segment word. The segment word is located at word offset 0 for the logical unit number assigned to the IOP. Whenever the segment word is written to, all four streams perform a link operation in the new segment. As there is only one program segment for all four streams, the IOP should be in an idle or suspect state before changing the segment descriptor. A write of the segment word also resets the inbound and outbound data buffers. Table 1 shows the bit allocation for the stream status returned by a link operation.

The *p\_limit\_error*, *p\_unimplemented\_address*, and *p\_uncorrectable\_error* exceptions during a link operation cause the stream to retry the link operation, possibly indefinitely.

Instructions are provided so that one stream may cause another stream to link. Generally, streams forced to link will link between instructions. However, a stream will abort an indefinite wait to link, so that deadlocked streams may be interrupted and reset.

(LOAD\_LINK)

$$\begin{array}{c} 10 \\ 64 \quad 56 \end{array} 0000000000000000_0 \quad I$$

Link Load stream

(LOAD\_LINK\_OUT)

$$\begin{array}{c} 14 \\ 54 \quad 56 \end{array} 0000000000000000_0 \quad I$$

Link Out stream

The LINK operation forces the memory load stream to perform a link operation with the device driver. The link operation pair for the memory load stream is located at word offset 0 and 1 of the program segment for IOP code. No exception is raised.

The LOAD\_LINK\_OUT operation forces the out stream to perform a link operation. The out stream will link at the next opportunity, generally after completing the current instruction, but potentially by aborting an instruction in progress. The forced link bit will be set in the out stream's status word.

RAISES

(nothing)

(LOAD\_SEGMENT *dist\_en m\_type unit limit base*)

LoadSegment — immediate data

This operation loads an address translation descriptor to be used by the memory load stream for fetching data. The format is the same as data map entries in the processor except that the load and store levels and locked bit are omitted.

There are no exceptions for the `LOAD_SEGMENT` opcode.

RAISES

(nothing)

LOAD\_SEGMENT\_



**(LOAD\_ERR\_OFFSET)**

12 0000000000000000 I  
64 36 0

Status.pc — Error offset

This operation always links. If there are no masking exceptions, this operation stores the offset of the load request which first resulted in an `uncorrectable_error`, `limit_error`, or `unimplemented_address` exception in the pc field of the link status word. The `status_link` flag is set. If multiple errors are encountered, only the first is reported. Note that the offset returned may not be the lowest offset which resulted in an exception. If no errors were present, `LOAD_ERR_OFFSET` returns the next offset that load stream will issue to the network. This operation is used for diagnosing the failure of a load instruction.

RAISES

`status_link`

**(LOAD\_FLUSH)**
<sup>13</sup> 0000000000000000 I  
<sup>64</sup> <sub>36</sub>

Flush outbound data buffer

The flush operation clears all data in the outbound data buffer. This operation should be used only when the HIPPI out stream is not connected. If the flush operation is used while the HIPPI out stream is connected, the connection will be dropped.

RAISES

(nothing)

LOAD\_FLUSH\_

**(LOAD\_END\_PACKET)**

15 0000000000000000 I  
64 56 0

Mark end of indeterminate length packet

The end\_packet operation indicates to the out stream that the contents of the buffer are the last words of an indeterminate length packet. This command should only be used with an OUT\_PACKET command of length 0. The load stream will wait until the outbound buffer is emptied or the OUT\_PACKET command otherwise terminates before continuing with the execution of the next instruction.

RAISES

(nothing)

(LOAD\_DATA *start\_offset end\_offset*)

Load data

$\begin{matrix} 2 \\ 64 & 60 \end{matrix} \begin{matrix} start\_offset \\ end\_offset \end{matrix} \begin{matrix} 32 \\ 0 \end{matrix} \quad I$

(LOAD\_IMAGE *start\_offset end\_offset*)

Load image

$\begin{matrix} 3 \\ 64 & 60 \end{matrix} \begin{matrix} start\_offset \\ end\_offset \end{matrix} \begin{matrix} 32 \\ 0 \end{matrix} \quad I$

Load the 64-bit data and state beginning at the *start\_offset* and continuing through all words up to *end\_offset* minus one, inclusive. The low-order three bits of the *start\_offset* and *end\_offset* are ignored. Thus, byte addresses may be used without need for shifting.

The load stream interprets the *end\_offset* modulo  $2^{28}$ . To include the last word in a segment, a  $10000000_{16}$  or 0 may be used as the *end\_offset*.

All forwarding, data traps, and full/empty operations are disabled during the load operation. The load stream issues LOAD\_STATE request to the memory resources, which respond with both the data and the access state stored at the given address.

If *\_IMAGE* is used, the outgoing data buffer packs the control access fields for sixteen consecutive data words into a 64-bit state word and inserts the state word into the data stream after its respective data words. When *\_IMAGE* is used, the number of words to load from memory must be a multiple of 16. In addition, the number of non-packed data words loaded from memory before the *\_IMAGE* operation occurs must be a multiple of 16. Note that these operations may be used together to build a packet with a DATA header and IMAGE payload.

This instruction need not abort due to a forced link unless there are no free buffers into which to load.

This instruction will wait indefinitely for free space in the outbound buffer. Exceptions for the LOAD\_DATA/IMAGE operations are *forced\_link*, *uncorrectable\_error*, *limit\_error*, or *unimplemented\_address*.

## RAISES

*forced\_link*, *uncorrectable\_error*, *limit\_error*, *unimplemented\_address*

LOAD\_

**(STORE\_LINK)**

$$\begin{matrix} & 80 & 0000000000000000 & I \\ 64 & 56 & & 0 \end{matrix}$$

Link Store stream

**(STORE\_LINK\_IN)**

$$\begin{matrix} & 84 & 0000000000000000 & I \\ 64 & 56 & & 0 \end{matrix}$$

Link In stream

The STORE\_LINK operation forces the memory store stream to perform a link operation with the device driver. The link operation pair for the memory store stream is located at word offset 4 and 5 of the program segment for IOP code. No exception is raised.

The STORE\_LINK\_IN operation forces the in stream to perform a link operation. The current instruction of the in stream may be interrupted. The forced link bit will be set in the in stream's status word.

RAISES

(nothing)

(STORE\_SEGMENT *dist\_en m\_type unit limit base*)

81 0 *dist\_en* *m\_type* 0 *unit* 0 *limit* 0 *base* I  
<sub>64 56 55 54 52 48 40 39 24 19 0</sub>

StoreSegment — immediate data

This operation loads an address translation descriptor to be used by the memory store stream for writing data. The format is the same as data map entries in the processor except that the load and store levels and locked bit are omitted.

RAISES

(nothing)

STORE\_SEGMENT.

(STORE\_REPLICATE *start\_offset end\_offset*)
$$\begin{array}{c} 9 \\ 64 \quad 60 \end{array} \text{start\_offset} \quad \begin{array}{c} 32 \\ 32 \end{array} \text{end\_offset} \quad \begin{array}{c} 0 \\ 0 \end{array} \quad \text{I}$$

Store fill data

This operation is only valid while the IOP is in loopback mode. The LOAD stream should fetch the word that is to be replicated. The STORE stream duplicates the item and its access state to all the locations between *start\_offset* and *end\_offset* minus one, inclusive. The low-order three bits of the *start\_offset* and *end\_offset* are ignored. Thus, byte addresses may be used without need for shifting. If multiple items are fetched by the LOAD stream, only the first item is removed from the outbound buffer.

The store stream interprets the *end\_offset* modulo  $2^{28}$ . To include the last word in a segment, a  $10000000_{16}$  or 0 may be used as the *end\_offset*.

This instruction need not abort due to a forced link unless the inbound buffer is completely empty.

This instruction will wait indefinitely for data to appear in the inbound buffer. Exceptions for the STORE\_REPLICATE operations are *uncorrectable\_error*, *limit\_error* or *unimplemented\_address*.

RAISES

*uncorrectable\_error*, *limit\_error*, *unimplemented\_address*

(STORE\_ERR\_OFFSET)

<sup>64</sup>83 <sup>56</sup>0000000000000000<sub>0</sub> I

Status.pc — Error offset

This operation always links. If there are no masking exceptions, this operation stores the offset of the store request which first resulted in an `uncorrectable_error`, `unimplemented_address`, `packet_end`, or `limit_error` exception in the pc field of the link status word. The `status_link` flag is set. If multiple errors are encountered, only the first is reported. Note that the offset returned may not be the lowest offset which resulted in an exception. If no errors were present, `STORE_ERR_OFFSET` returns the next offset that the store stream would have issued to the network. This operation is used for diagnosing the failure of a store instruction.

RAISES

`status_link``STORE_ERR_`



**(STORE\_FLUSH)**

<sup>64</sup>82<sub>56</sub> 0000000000000000<sub>0</sub> I

Flush inbound data buffer

The flush operation clears all data in the inbound data buffer. This operation should only be used when the HIPPI input stream is not receiving a packet. If the flush operation is used while the HIPPI input stream is receiving data, parts of the incoming data packet may be lost.

RAISES

(nothing)

(STORE\_END\_PACKET)

85 00000000000000 I  
64 56 0

Handle packet end clean up

This operation flushes all data for the current packet that has not already been stored, finishing when end of packet is received. Thus, fill data at the end of a packet can be disposed of using this operation. At the extreme, a whole packet of data will be flushed if no STORE\_DATA or STORE\_IMAGE operations are placed between successive STORE\_END\_PACKET operations.

In addition, the `uncorrectable_error` exception is raised if an `uncorrectable_error` was detected during the reception of this packet by the in stream. Note that a STORE\_END\_PACKET must be issued for each packet received by the HIPPI IN stream. This operation always links on completion.

RAISES

`uncorrectable_error`

STORE\_END\_PACKET\_

**(STORE\_END\_SEGMENT)**
<sup>64</sup>86<sup>55</sup> 0000000000000000<sub>0</sub> I

Validate partial packet data

This operation ensures that the `uncorrectable_error` exception is raised if an `uncorrectable_error` was detected during the reception of any of the data for this packet which has already been stored. Thus, if the end of a burst has not yet been received, but the initial data in the burst has been stored, this operation will wait until the LLRC check at the end of the burst has been performed. This operation always links on completion.

**RAISES**`uncorrectable_error`

(STORE\_DATA *start\_offset end\_offset*)

Store data

$\overset{A}{\underset{64\ 60}{start\_offset}} \underset{32}{end\_offset}_0 \quad I$

(STORE\_IMAGE *start\_offset end\_offset*)

Store image

$\overset{B}{\underset{64\ 60}{start\_offset}} \underset{32}{end\_offset}_0 \quad I$

Store the 64-bit data and state beginning at the *start\_offset* and continuing through all words up to *end\_offset* minus one, inclusive. If an end of packet is signaled before all the indicated words are received and stored, the *packet\_end* exception will be raised. The low-order three bits of the *start\_offset* and *end\_offset* are ignored. Thus, byte addresses may be used without need for shifting.

The store stream interprets the *end\_offset* modulo  $2^{28}$ . To include the last word in a segment, a  $10000000_{16}$  or 0 may be used as the *end\_offset*.

When *\_DATA* is used, the access control states will be set to full, no forwarding, no traps. When *\_IMAGE* is used, the access control states are unpacked from the inbound buffer. When *STORE\_IMAGE* is used, the number of words to store to memory must be a multiple of 16. The store stream removes every 17th word and uses the data contained in it to generate the access control states for the preceding 16 words. An *uncorrectable\_error* may be caused by failure of the inbound buffer or bad incoming HIPPI data. Note that these operations may be used together to scatter store a packet with a *DATA* header and *IMAGE* payload.

These instructions will wait indefinitely for data to appear in the inbound buffer. Exceptions for the *STORE\_DATA/IMAGE* opcodes are *uncorrectable\_error*, *unimplemented\_address*, *packet\_end*, or *limit\_error*. The *unimplemented\_address* and *limit\_error* exceptions should only occur due to program errors.

## RAISES

*uncorrectable\_error*, *unimplemented\_address*, *packet\_end*, *limit\_error*

## STORE\_

`(OUT_LINK)`

$$\begin{matrix} & 41 & 0000000000000000 & I \\ 64 & 56 & & \end{matrix}$$

Link Out stream

`(OUT_LINK_LOAD)`

$$\begin{matrix} & 48 & 0000000000000000 & I \\ 64 & 56 & & \end{matrix}$$

Link Load stream

The `OUT_LINK` operation forces the HIPPI output stream to perform a link operation with the device driver. The link operation pair for the HIPPI output stream is located at word offset 2 and 3 of the program segment for IOP code. No exception is raised.

The `OUT_LINK_LOAD` operation forces the load stream to perform a link operation. The current instruction of the load stream may be interrupted. The forced link bit will be set in the load stream's status word.

(OUT\_RING swap width timeout Ifield)

$\begin{matrix} 2 \\ 64 \end{matrix}$  swap  $\begin{matrix} 1 \\ 60 \end{matrix}$  width  $\begin{matrix} 36 \\ 57 \end{matrix}$  timeout  $\begin{matrix} 32 \\ 32 \end{matrix}$  Ifield  $\begin{matrix} 0 \\ 0 \end{matrix}$  I

Request a connection on the HIPPI interface

The HIPPI request signal is asserted and the 32-bit I-field is placed on the HIPPI data path bits 31 to 0. All zeros are placed on the remaining HIPPI data bits 63 to 32. The connect signal must initially be deasserted before request can be asserted. If the connect signal was asserted when the OUT\_RING operation is executed a bad\_connect exception is raised.

This instruction waits until the connect signal is asserted by the destination or timeout occurs. Once the connect signal is asserted, the IOP stops transmission of the I-field. The stream then tries to detect a rejected connection. If during this time a ready pulse is received, the stream assumes the connection was accepted. If the connect line is deasserted before a ready pulse is received, the connection was rejected and a connect\_lost exception is generated.

The width field selects either a 32- or 64-bit channel width. When width is asserted, the IOP operates in 64-bit HIPPI mode. When width is deasserted, the order of the 32-bit words may be reversed by setting the swap bit.

Exceptions for the OUT\_RING opcode are timeout, connect\_lost, interconnect\_lost or bad\_connect.

RAISES

timeout, connect\_lost, interconnect\_lost, bad\_connect

OUT\_RING\_

(OUT\_LOOPBACK *timeout*) $\overset{4A}{\underset{64}{\text{timeout}}}_{\underset{32}{00000000}} \quad \text{I}$ 

Request loopback connection

The HIPPI-output stream indicates to the HIPPI-input stream that it wishes to be in loopback mode. If the HIPPI-input stream acknowledges with a similar IN\_LOOPBACK command before timeout occurs, OUT\_LOOPBACK mode is established. When the IOP is in loopback mode, any data and access control state present in the outbound buffer is available for transfer into the inbound buffer. Loopback mode continues until terminated by the HIPPI-input stream or via LOAD\_LINK\_OUT.

The exceptions for the OUT\_LOOPBACK opcode are *timeout*, *connect\_lost*, and *force\_link*.

RAISES

*timeout*, *connect\_lost*, *force\_link*

(OUT\_LOOPMODE)

$${}^{4A}_{64} 000001_{} {}^{00000000}_{32} 1_{} I$$

Select local serial loopback

The HIPPI-output stream indicates serial link logic that it wishes to be in local serial loopback mode. This mode remains in effect until cleared by a subsequent OUT\_LOOPBACK instruction.

RAISES

(nothing)

OUT\_LOOPMODE\_



(OUT\_DISCONNECT *timeout*)44 *timeout* 00000000 I  
64 36 32 0

Break connection

This operation completes the HIPPI connection by deasserting the request signal and waiting for the destination to acknowledge by deasserting the connect signal.

If a disconnect is issued while the IOP is in loopback mode, both the HIPPI input and output streams will exit loopback mode.

The exception for the OUT\_DISCONNECT opcode is timeout.

(OUT\_CANCEL *timeout*)

<sup>64</sup>45<sub>56</sub> *timeout* <sup>32</sup>00000000<sub>0</sub> I

Wait for late connect response

Wait for the connect signal to be asserted or for timeout to occur. After a RING fails, this instruction may be used to wait up to a round trip delay for a late connect response to the previous request assertion.

The exception for OUT\_CANCEL is timeout.

RAISES

*timeout*

OUT\_CANCEL\_

(OUT\_INTERCONNECT *width timeout*)
<sup>27</sup><sub>64</sub> *width* <sup>56<sub>32</sub> *timeout* 00000000<sub>0</sub> I</sup>

Wait for interconnect asserted

Wait for the interconnection lines for the specified HIPPI width to settle to an active state or for timeout to occur.

The exception for the OUT\_INTERCONNECT opcode is timeout.

RAISES

timeout

(OUT\_DELAY *timeout*)

<sup>47</sup><sub>64</sub> *timeout* <sup>32</sup>00000000<sub>0</sub> I

Wait

Wait for timeout to occur, then fetch the next instruction.

There are no exceptions for OUT\_DELAY.

RAISES

(nothing)

OUT\_DELAY\_

(OUT\_RESET *timeout*)

<sup>47</sup><sub>64</sub> *timeout* <sup>32</sup>00000001<sub>0</sub> I

Send RESET to serial link

Assert RESET to the serial link for the timeout period. then fetch the next instruction.

There are no exceptions for OUT\_RESET.

RAISES

(nothing)



(IN_LINK)	C1 0000000000000000	I
Link In stream	<sub>64 56 0</sub>	
(IN_LINK_STORE)	CB 0000000000000000	I
Link Store stream	<sub>64 56 0</sub>	

The IN\_LINK operation forces the HIPPI input stream to perform a link operation with the device driver. The link operation pair for the HIPPI input stream is located at word offset 6 and 7 of the program segment for IOP code. No exception is raised.

The IN\_LINK\_STORE operation forces the store stream to perform a link operation. The current instruction of the store stream may be interrupted. If the store stream is executing a STORE\_DATA, STORE\_IMAGE, or STORE\_REPLICATE operation, it will delay the link operation until the in buffer is empty. The forced link bit will be set in the store stream's status word.

(IN\_LISTEN *timeout*)
$$\overset{64}{\text{C5}} \overset{56}{\text{timeout}} \overset{32}{00000000} \overset{0}{\text{I}}$$

Wait for connection request

This operation waits until a connection is requested or a timeout occurs. The hardware continuously monitors the REQUEST signal, and registers a connection request when the signal transitions from deasserted to asserted. If a timeout occurs, the bad\_connect exception is raised if REQUEST is asserted, but has not transitioned to deasserted since the last disconnection. When REQUEST is deasserted, timeout simply raises the timeout exception.

If no exception occurs, the current value on the HIPPI input data pins is stored in the pc field of the link status word and the status\_link flag is set. The IN stream then waits for a new pc, completing a link operation.

While an IN\_LISTEN is waiting for a connection request, it will immediately abort with a forced link exception upon executing STORE\_LINK\_IN in the STORE stream.

The exceptions for the IN\_LISTEN opcode are timeout, bad\_connect, or interconnect\_lost.

RAISES

timeout, bad\_connect, interconnect\_lost, status\_link

IN\_LISTEN\_



(IN\_REJECT)

C4 0000000000000000 I  
64 36 0

Reject connection request

This instruction asserts the connect signal. then deasserts it after eight HIPPI clock cycles. If the request signal is already deasserted. connect is not asserted and the connect\_lost exception is raised.

The exception to the IN\_REJECT opcodes is connect\_lost.

RAISES

connect\_lost

(IN\_ACCEPT *swap width timeout*)

$\overset{6}{64} \overset{61}{\text{swap}} \overset{4}{60} \overset{37}{\text{width}} \overset{36}{\text{timeout}} \overset{32}{00000000} \overset{0}{0} \quad \text{I}$

Accept connection request

This instruction asserts the connect signal. If the request signal is deasserted, connect is not asserted and the connect\_lost exception is raised.

The width field indicates the channel width of the HIPPI in stream. When width is asserted, a 64-bit HIPPI channel is used. If no bursts are received within a timeout period, the timeout exception is raised. When width is deasserted, the order of the 32-bit words may be reversed by setting the swap bit.

Input flow control is handled automatically by the IOP. A ready indication will only be signaled to the source when the IOP can guarantee buffer space (in the IOP or in memory) to hold the enabled burst. The in stream will wait indefinitely for free space in the inbound buffer.

If a parity error or LLRC error is detected within a burst of this packet, then an error flag is associated with this burst, the connection is dropped (ending the packet), and the store stream will take an uncorrectable error exception after storing the data.

If a burst is received with more than the maximum 256 words allowed, then an error flag is associated with this burst, the connection is dropped (ending the packet), and the store stream will take an uncorrectable error exception after storing the data.

If a zero length packet is received, the connection is dropped and the connect\_lost exception is raised. This instruction is only terminated via exceptions: connect\_lost, uncorrectable\_error, timeout, or force\_link. In all cases, the connection is dropped when this instruction terminates. If a partial packet has been placed in the inbound buffer, a packet end is marked on an exception. [[There is some race condition here that escapes me.]]

The exceptions to the IN\_ACCEPT opcodes are connect\_lost, uncorrectable\_error, and timeout.

## RAISES

connect\_lost, uncorrectable\_error, timeout

IN\_ACCEPT\_

(IN\_LOOPBACK *timeout*)C3 *timeout* 00000000 I  
64 56 32 0

Enter loopback mode

The HIPPI-input stream indicates to the HIPPI-output stream that it wishes to be in loopback mode. If the HIPPI-output stream acknowledges with a similar OUT\_LOOPBACK command before timeout occurs, loopback mode is established. When the IOP is in loopback mode, any data and access control state present in the outbound buffer is available for transfer into the inbound buffer.

This operation is only terminated via exceptions. The connect\_lost exception is raised when the connection is terminated by the out stream executing OUT\_DISCONNECT. In addition, IN\_LOOPBACK may be aborted with a STORE\_LINK\_IN operation in the store stream.

The exceptions for the IN\_LOOPBACK opcode are timeout, and connect\_lost.

RAISES

timeout, connect\_lost

(IN\_INTERCONNECT *width timeout*)

<sup>67</sup><sub>64</sub> *width* <sup>56</sup><sub>57</sub> *timeout* 00000000<sub>32</sub> 0 I

Wait for interconnect asserted

Wait for the interconnection lines for the specified HIPPI width to settle to an active state or for timeout to occur.

The exception for the IN\_INTERCONNECT opcode is timeout.

RAISES

timeout

IN\_INTERCONNECT\_

(IN\_DELAY *timeout*) $\overset{C7}{64}_{56} \text{ } \overset{timeout}{32} \text{ } 00000000_0 \quad \text{I}$ 

Wait

Wait for timeout to occur. then fetch the next instruction.

There are no exceptions for the IN\_DELAY opcode.

RAISES

(nothing)

## Chapter 15: I/O Processor Examples

### 15.1 Loading Memory

The following code fragment may be used as a template for loading a segment of memory into the outbound data buffer. If an error occurs during the loading of data from the network, or the HiPPI out stream encounters an exception during the output command for this load, the driver will be notified by the link address. The notification will indicate that the pc-offset for the load stream is at offset 1 relative to the start of the code fragment, and the exception bit in the SSW will be set, along with the error bit that caused the exception.

*<Load\_Segment>≡*

```
(LOAD_SEGMENT dist_en mem_t unit limit base)
(LOAD_DATA start_off end_off)
(LOAD_LINK)
```

---

The following code fragment loads a header of upper layer protocol in unpacked format into the outbound buffer, and then loads the actual data in an image format into the outbound buffer.

*<Load\_Image>≡*

```
;Segment for ULP data
(LOAD_SEGMENT ULPdist_en ULPmem_t ULPunit ULPlimit ULPbase)
(LOAD_DATA ULPstart ULPEnd)
;Segment for Dataset
(LOAD_SEGMENT dist_en mem_t unit limit base)
(LOAD_IMAGE start_off end_off)
(LOAD_LINK)
```

---

## 15.2 Sending Data

The following code fragment may be used as a template for making a 64 bit connection to the external HiPPI domain. When the link operation occurs, the driver must look at the exception bit in the SSW to determine whether the operation succeeded or no external device responded to the connection request.

*<Make\_Ring>*≡

```
(OUT_RING 1 1000 lfield)
(OUT_LINK)
```

---

If the *Make\_Ring* code fragment fails on the RING instruction then the IOP must allow for a spurious connect signal. The following code fragment waits for an entire connect pulse to occur or for two milliseconds, whichever occurs first.

*<Break\_Ring>*≡

```
(OUT_CANCEL 2000)
(OUT_DISCONNECT 100)
(OUT_LINK)
```

---

The following code fragment may be used to transfer a packet on the HiPPI channel. The number of words loaded by the load stream is *length*. If the load stream used *LOAD\_IMAGE*, the length must be multiplied by 17/16 in order to compensate for the extra state words packed into the outbound buffer.

*<Output\_Packet>*≡

```
(OUT_PACKET 100 length)
(OUT_LINK)
```

---

## 15.3 Receiving Data

The following code fragment returns an I-field if an external device tries to connect with the IOP before a timeout occurs. The lfield will be stored in the pc field of the status link word.

*<Listen\_For\_Request>*≡

```
(IN_INTERCONNECT 10)
(IN_LISTEN 10000)
```

---

The following code fragment receives a sequence of packets from the HiPPI port. The connection is normally terminated by the sender, but can be broken by a STORE\_LINK\_IN operation.

*<Receive\_Packets>≡*

(IN\_ACCEPT 1 100)

---

## 15.4 Storing Memory

The following code fragment stores the upper layer protocol header in one area and the data information in an I/O buffer.

*<Receive\_Image>≡*

```

;ULP data area
(STORE_SEGMENT ULPdist_en ULPmem_t ULPunit ULPlimit ULPbase)
(STORE_DATA ULPstart ULPend)
;File system IO area
(STORE_SEGMENT dist_en mem_t unit limit base)
(STORE_IMAGE start_off end_off)
(STORE_LINK)

```

---

*<iopexamples.asm>≡*

```

<Load_Segment>
<Load_Image>
<Make_Ring>
<Break_Ring>
<Output_Packet>
<Listen_For_Request>
<Receive_Packets>
<Receive_Image>

```

---



## Appendix A: Operation Encoding Summary

This chapter shows the encoding for every operation. The first column contains 64 sub columns, one for every bit in an instruction word, numbered from right to left. The second column is the assembly language prototype. Within the first column, a symbol “-” indicates that the particular bit is not used. A symbol “0” or “1” indicates a literal value encoding the operation. An alphabetic symbol shows where bits encoding an operand occur. If the operand name is “xyz”, then the first letter “x” is repeated to fill the object code field. A “\*” indicates an operand which is not used by the particular operation (don’t care).

### A.1 M OPs

---r-----s-----0000-----	(LOAD_FE r s)
---r-----s-----0001-----	(INT_LOADH r s)
---r-----s-----0010-----	(INT_LOADQ r s)
---r-----s-----0011-----	(INT_LOADB r s)
---r-----s-----0100-----	(LOAD r s)
---r-----s-----0101-----	(UNS_LOADH r s)
---r-----s-----0110-----	(UNS_LOADQ r s)
---000000000000110-----	(NOP)
---r-----s-----0111-----	(UNS_LOADB r s)
---r-----s-----1000-----	(STORE r s)
---r-----s-----1001-----	(STOREH r s)
---r-----s-----1010-----	(STOREQ r s)
---r-----s-----1011-----	(STOREB r s)

### A.2 MC OPs

---r-----s-----1100-----	-----d----- (INT_LOADB_DISP r s disp)
---r-----s-----1100-----	-----a----- (INT_LOADB_AC_DISP r s ac disp)
---r-----s-----1100-----	-----d----- (INT_LOADQ_DISP r s disp)
---r-----s-----1100-----	-----a----- (INT_LOADQ_AC_DISP r s ac disp)
---r-----s-----1100-----	-----d----- (INT_LOADH_DISP r s disp)
---r-----s-----1100-----	-----a----- (INT_LOADH_AC_DISP r s ac disp)
---r-----s-----1100-----	-----d----- (INT_FETCH_ADD_DISP r s disp)
---r-----s-----1100-----	-----a----- (INT_FETCH_ADD_AC_DISP r s ac disp)
---r-----s-----1100-----	-----d----- (STATE_LOCK_DISP r s disp)
---r-----s-----1100-----	-----a----- (STATE_LOCK_AC_DISP r s ac disp)
---r-----s-----1101-----	-----d----- (UNS_LOADB_DISP r s disp)
---r-----s-----1101-----	-----a----- (UNS_LOADB_AC_DISP r s ac disp)
---r-----s-----1101-----	-----d----- (UNS_LOADQ_DISP r s disp)
---r-----s-----1101-----	-----a----- (UNS_LOADQ_AC_DISP r s ac disp)
---r-----s-----1101-----	-----d----- (UNS_LOADH_DISP r s disp)
---r-----s-----1101-----	-----a----- (UNS_LOADH_AC_DISP r s ac disp)
---r-----s-----1101-----	-----d----- (LOAD_DISP r s disp)
---r-----s-----1101-----	-----a----- (LOAD_AC_DISP r s ac disp)
---r-----s-----1101-----	-----d----- (REG_LOAD_DISP r s disp)
---r-----s-----1101-----	-----a----- (REG_LOAD_AC_DISP r s ac disp)
---r-----s-----1110-----	-----d----- (STOREB_DISP r s disp)

### A.2 MC OPs

```

-----TTTTSSSSS1110-----aaaaaddddddddddd11 (STOREB_AC_DISP r s ac disp)
-----TTTTSSSSS1110-----dddddddddddddd100 (STOREQ_DISP r s disp)
-----TTTTSSSSS1110-----aaaaaddddddddddd101 (STOREQ_AC_DISP r s ac disp)
-----TTTTSSSSS1110-----dddddddddddddd1000 (STOREH_DISP r s disp)
-----TTTTSSSSS1110-----aaaaaddddddd1001 (STOREH_AC_DISP r s ac disp)
-----TTTTSSSSS1110-----dddddddddddddd10000 (STORE_DISP r s disp)
-----TTTTSSSSS1110-----aaaaaddddddd10001 (STORE_AC_DISP r s ac disp)
-----TTTTSSSSS1110-----dddddddddddddd00000 (STATE_STORE_DISP r s disp)
-----TTTTSSSSS1110-----00000ddddddddd00001 (STATE_STORE_ERROR_DISP r s disp)
-----TTTTSSSSS1110-----aaaaadddddddddd00001 (STATE_STORE_AC_DISP r s ac disp)
-----TTTT*****1111-----xxxxxxxxxyooooo001110 (STREAM_CREATE_INM r t u x y offset)

-----*****1111-----*****00000001010 (STREAM_QUIT)
-----*****1111-----*****00001001010 (STREAM_QUIT_PRESERVE)
-----TTTTSSSSS1111-----dddddddddddddd10010 (INT_MEM_ADD_DISP r s disp)
-----TTTTSSSSS1111-----aaaaadddddddddd10011 (INT_MEM_ADD_AC_DISP r s ac disp)
-----*****SSSSS1111-----*****000100000010 (DATA_MAP_FLUSH s)
-----*****SSSSS1111-----*****000110000010 (DATA_MAP_FLUSH_ANY s)
-----*****SSSSS1111-----*****001000000010 (DATA_STATE_RESTORE s)
-----TTTT*****1111-----xxxxx*ssssssdd001100 (STREAM_CATCH r t x delay str)
-----TTTT*****1111-----*****00ooo000100 (DATA_OPA_SAVE r opno)
-----TTTT*****1111-----*****01ooo000100 (DATA_OPD_SAVE r opno)
-----TTTTSSSSS1111-----*****10000000100 (DATA_OP_REDO r s)
-----TTTTSSSSS1111-----*****yyyyy00000111000 (STATE_LOAD_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy00001111000 (REG_STORE_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy00010111000 (STATE_SCRUB_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy01000111000 (LOAD_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy01001111000 (REG_LOAD_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy01010111000 (UNS_LOADH_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy01100111000 (UNS_LOADQ_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy01110111000 (UNS_LOADB_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy10000111000 (INT_FETCH_ADD_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy10001111000 (STATE_LOCK_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy10010111000 (INT_LOADH_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy10011111000 (INT_MEM_ADD_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy10100111000 (INT_LOADQ_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy10110111000 (INT_LOADB_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy11000111000 (STORE_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy11001111000 (STATE_STORE_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy11010111000 (STOREH_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy11100111000 (STOREQ_INDEX r s y)
-----TTTTSSSSS1111-----*****yyyyy11110111000 (STOREB_INDEX r s y)
-----TTTTSSSSS1111-----lla*yyyyy00000111001 (PROBE_INDEX r s lev access y)
-----TTTTSSSSS1111-----aaaaayyyyy00001111001 (REG_STORE_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy01000111001 (LOAD_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy01001111001 (REG_LOAD_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy01010111001 (UNS_LOADH_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy01100111001 (UNS_LOADQ_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy01110111001 (UNS_LOADB_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy10000111001 (INT_FETCH_ADD_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy10001111001 (STATE_LOCK_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy10010111001 (INT_LOADH_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy10011111001 (INT_MEM_ADD_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy10100111001 (INT_LOADQ_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy10110111001 (INT_LOADB_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy11000111001 (STORE_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----00000yyyyy11001111001 (STATE_STORE_ERROR_INDEX r s y)
-----TTTTSSSSS1111-----aaaaayyyyy11001111001 (STATE_STORE_AC_INDEX r s ac y)
-----TTTTSSSSS1111-----aaaaayyyyy11010111001 (STOREH_AC_INDEX r s ac y)

```

### A.3 A OPs

### A.3 A OPs

```

-----ttttttuuuuu100011100001000----- (FLOAT_REAL t u)
-----ttttttuuuuu100011110001000----- (FLOAT_INT t u)
-----ttttttuuuuu100011111001000----- (FLOAT_UNSC t u)
-----ttttttuuuuu1010aaaaa001000----- (PTR_SET_AC t u ac)
-----ttttttuuuuu1101100000001000----- (BIT_MAT_TRANSPOSE t u)
-----ttttt*****1101110000001000----- (COUNT_ISSUES t)
-----ttttt*****1101110001001000----- (COUNT_MEMREFS t)
-----ttttt*****1101110010001000----- (COUNT_STREAMS t)
-----ttttt*****1101110011001000----- (COUNT_CONCURRENCY t)
-----ttttt*****11011101ee001000----- (COUNT_EVENTS t ec)
-----ttttt*****1101111000001000----- (COUNT_PHANTOMS t)
-----ttttt*****1101111001001000----- (COUNT_READY t)
-----ttttt*****1101111100001000----- (COUNT_SELECT_SAVE t)
-----ttttttuuuuu00ssssssss001001----- (STREAM_RESERVE_TEST t u st)
-----ttttttuuuuu01ssssssss001001----- (STREAM_RESERVE_UPTO_TEST t u st)
-----ttttttuuuuu1000ssssss001001----- (SHIFT_LEFT_IMM_TEST t u sh)
-----ttttttuuuuu1100000100001001----- (INT_NEAR_TEST t u)
-----ttttttuuuuu1100000101001001----- (INT_CHOP_TEST t u)
-----ttttttuuuuu1100000110001001----- (INT_FLOOR_TEST t u)
-----ttttttuuuuu1100000111001001----- (INT_CEIL_TEST t u)
-----ttttttuuuuu1100001000001001----- (UNS_NEAR_TEST t u)
-----ttttttuuuuu1100001001001001----- (UNS_CHOP_TEST t u)
-----ttttttuuuuu1100001010001001----- (UNS_FLOOR_TEST t u)
-----ttttttuuuuu1100001011001001----- (UNS_CEIL_TEST t u)
-----ttttttuuuuu1100001101001001----- (INT_ROUND_TEST t u)
-----ttttttuuuuu1100001110001001----- (UNS_ROUND_TEST t u)
-----***00uuuuu*****00000001010----- (PROGRAM_STATE_RESTORE u)
-----***00uuuuu*****00010001010----- (PROGRAM_MAP_FLUSH u)
-----***00uuuuu*****00011001010----- (PROGRAM_MAP_FLUSH_ANY u)
-----***00uuuuu*****00100001010----- (PROGRAM_CACHE_FLUSH u)
-----***00uuuuu*****00101001010----- (PROGRAM_CACHE_FLUSH_L1 u)
-----***00uuuuu*****00111001010----- (PROGRAM_CACHE_FLUSH_ANY u)
-----***00uuuuu*****01001001010----- (EXCEPTION_RESTORE u)
-----***00uuuuu*****01010001010----- (SSW_RESTORE u)
-----***00uuuuu*****01100001010----- (DOMAIN_LEAVE u)
-----***00*****01101001010----- (DOMAIN_ENTER)
-----***00uuuuu*****10000001010----- (COUNT_SELECT_RESTORE u)
-----ttt01uuuuu*****001010----- (TARGET_RESTORE tn u)
-----ttt10oooooooooooooooo001010----- (TARGET_DISP tn offset)
-----ttt11uuuuu0000000000001010----- (TARGET_INDEX tn u)
-----ttttttuuuuuoooooooooooo001011----- (STREAM_CREATE_IMM r t u x y offset)

-----ttttttuuuuuvvvv00000001100----- (BIT_NIMP t u v)
-----ttttttuuuuuvvvv00001001100----- (BIT_AND t u v)
-----ttttttuuuuuvvvv00010001100----- (BIT_XOR t u v)
-----ttttttuuuuuvvvv00011001100----- (BIT_OR t u v)
-----ttttttuuuuuvvvv00100001100----- (BIT_NOR t u v)
-----ttttttuuuuuvvvv00101001100----- (BIT_XNOR t u v)
-----ttttttuuuuuvvvv00110001100----- (BIT_NAND t u v)
-----ttttttuuuuuvvvv00111001100----- (BIT_IMP t u v)
-----ttttttuuuuuvvvv01000001100----- (BIT_ODD_NIMP t u v)
-----ttttttuuuuuvvvv01001001100----- (BIT_ODD_AND t u v)
-----ttttttuuuuuvvvv01010001100----- (BIT_ODD_XOR t u v)
-----ttttttuuuuuvvvv01011001100----- (BIT_ODD_OR t u v)
-----ttttttuuuuu0000001111001100----- (BIT_TALLY t u)
-----ttttttuuuuuvvvv10000001100----- (BIT_MAT_OR t u v)
-----ttttttuuuuuvvvv10001001100----- (BIT_MAT_XOR t u v)
-----ttttttuuuuuvvvv10100001100----- (BIT_PACK t u v)
-----ttttttuuuuuvvvv10101001100----- (BIT_UNPACK_L1 t u v)

```

### A.3 A OPs









## Appendix B: Processor State

The following table describes all of the state information maintained by a processor. The rows describe what state information is maintained and whether user, supervisor, and IPL privilege can directly read (abbreviated "r") or write (abbreviated "w"), that state. The asterisk ("\*") indicates that the state cannot be written, but can be indirectly modified. Kernel level has the same capabilities as supervisor level. An unfilled entry is the same as the one above it.

per	LEV_USER	LEV_SUPER	LEV_IPL	number	bits	what	reference
stream	rw	rw	rw	1	64	stream status word	§2.1
				1	64	exception register	§9.1
				1	64	result code register	§9.1
				31	64	general purpose registers	§1.3
				8	32	target registers	§2.2
				1	16	instruction count register	§10
	-	rw	rw	1	4	protection domain	§8.2
	-	-	-	1	2	stream level	§8.1
pd	r*	r*	r*	1	56	instruction issue counter	§10
				1	56	memory reference counter	§10
				1	56	stream counter	§10
				1	56	concurrency counter	§10
				4	64	selectable event counters	§10.2
	-	rw	rw	1	64	data state descriptor	§6.2
				1	64	program state descriptor	§7.1
				16,384	64	data address map entries	§6.2
	r*	r*	r*	8,192	64	program address map entries	§7
				1	7	stream reserved, $SRES_D$	§2
proc	rw	rw	rw	1	7	stream current, $SCUR_D$	§2
				384	64	trap registers	§9.2
				512	64	data control registers	§6.3
	r	r*	r*	512	64	data value registers	§6.3
				132	32	program address TLB entries	§7
				1024	64	data address TLB entries	§6.2
	r	r	rw	256	32	reciprocal table	
				256	32	reciprocal square root table	
				1	56	phantom counter	§10.2
	-	r	r	1	56	ready counter	§10.2
				1	64	clock	§10

## Appendix C: GF(2) Addressing Matrices

### C.1 Scrambling Matrices

This is the GF(2) matrix used for address scrambling:

```

1011000011000110101
1010010001111010101
0011001110000001010
0000011100010110010
0001110100001001010
0101000110001010001
0100100000011100010
0100010010010001110
0110011110110001010
0011111110001111010
1000110100000101101
0110110111110111001
0011011000011101110
0001111010110110010
0000100000001111101
0000011001111100110
0000001000000110010
0000000100010101110
0000000010001100001
00000000010001010101
0000000000110010001
00000000000011001001
00000000000001110010
00000000000000111001
00000000000000010001
00000000000000001100
00000000000000000100
00000000000000000010
00000000000000000001

```

This is the GF(2) inverse matrix:

```

1 0 0 0 1 1 1 1 0 1 0 1 0 1 0 1 0 1 1
0 1 1 1 0 1 1 1 0 0 1 0 0 0 0 1 0 1 0
0 0 1 1 1 0 0 0 1 0 1 1 0 0 1 1 1 0 1
0 0 0 1 1 1 0 0 1 1 1 0 0 0 0 1 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 1 0 1 1
0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 1 1 1 1
0 0 0 0 0 0 0 1 0 0 0 1 1 0 1 0 1 0 0
0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0 0 1 0
0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 0 1 1
0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 1 0
0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 1 0
0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 1 1
0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1

```

This is the data single-bit error syndrome table. If a syndrome is found in this table, then the bit  $4 * row + col$  is in error. If the syndrome is zero, there is no error. Otherwise, there is an uncorrectable error. Bits 71-64 are the ecc bits.

```

0x80 0x40 0x20 0x10
0x08 0x04 0x02 0x01
0xc6 0xe1 0xe2 0xd1
0xc9 0xd2 0xe4 0xe8
0xd4 0xca 0xc5 0xc3
0x86 0xa1 0xa2 0x91
0x89 0x92 0xa4 0xa8
0x94 0x8a 0x85 0x83
0x8c 0xb0 0xa0 0x90
0x88 0x84 0x82 0x81
0x46 0x61 0x62 0x51
0x49 0x52 0x64 0x68
0x54 0x4a 0x45 0x43
0x4c 0x70 0x60 0x50
0x48 0x44 0x42 0x41
0x06 0x21 0x22 0x11
0x09 0x12 0x24 0x28
0x14 0x0a 0x05 0x03

```

This is the access state single-bit error syndrome table. If a syndrome is found in this table, then the bit *row* is in error. If the syndrome is zero, there is no error. Otherwise, there is an uncorrectable error. Bits 7-4 are the ecc bits. Bits 3-0 are the access state.

## C.1 Scrambling Matrices

0x8

0x4

0x2

0x1

0x7

0xb

0xd

0xe

# Index

## A

A-operation 15, 17, 52, 147  
 A-unit 15, 46, 50, 137  
 AccessState (struct) 23  
 access control 10, 23, 24, 29, 32, 55, 114, 121, 134, 138, 142, 154, 155, 157, 159, 160, 161, 162, 212, 227  
 access state 10, 23, 29, 33, 55, 144, 146, 154, 155, 156, 157, 158, 204, 207, 243  
 active 12, 219, 228  
 address 10, 12, 14, 23, 24, 25, 26, 28, 29, 30, 31, 33, 35, 36, 37, 38, 39, 40, 41, 44, 45, 48, 55, 56, 80, 81, 83, 138, 139, 140, 153, 194, 204, 207, 212, 230, 242  
 address translation 23, 24, 26, 33, 200, 206  
 align 26, 154, 155, 194  
 allsig (field in ProgramStateDescriptor) 41  
 Aop (field in Operation) 15  
 A\_float\_result\_code (field in ResultCode) 46  
 A\_float\_result\_reg (field in ResultCode) 46

## B

bad\_connect (field in IOPStatusWord) 194, 214, 224  
 base (field in DataStateDescriptor) 9, 10, 28, 30, 39, 41, 53, 89, 119, 125, 178, 198, 200, 206  
 BIT\_AND\_TEST (operation) 58  
 BIT\_AND (operation) 58  
 BIT\_IMP\_TEST (operation) 59  
 BIT\_IMP (operation) 59  
 BIT\_LEFT\_ONES\_TEST (operation) 60  
 BIT\_LEFT\_ONES (operation) 60  
 BIT\_LEFT\_ZEROS\_TEST (operation) 60  
 BIT\_LEFT\_ZEROS (operation) 60  
 BIT\_MASK (operation) 61  
 BIT\_MAT\_OR (operation) 62  
 BIT\_MAT\_TRANSPOSE (operation) 62  
 BIT\_MAT\_XOR (operation) 62  
 BIT\_MERGE\_TEST (operation) 63  
 BIT\_MERGE (operation) 63  
 BIT\_NAND\_TEST (operation) 64

### C.1 Scrambling Matrices

BIT\_NAND (operation) 64  
 BIT\_NIMP\_TEST (operation) 65  
 BIT\_NIMP (operation) 65  
 BIT\_NOR\_TEST (operation) 66  
 BIT\_NOR (operation) 66  
 BIT\_ODD\_AND\_TEST (operation) 67  
 BIT\_ODD\_AND (operation) 67  
 BIT\_ODD\_NIMP\_TEST (operation) 67  
 BIT\_ODD\_NIMP (operation) 67  
 BIT\_ODD\_OR\_TEST (operation) 67  
 BIT\_ODD\_OR (operation) 67  
 BIT\_ODD\_XOR\_TEST (operation) 67  
 BIT\_ODD\_XOR (operation) 67  
 BIT\_OR\_TEST (operation) 68  
 BIT\_OR (operation) 68  
 BIT\_PACK (operation) 69  
 BIT\_RIGHT\_ONES\_TEST (operation) 70  
 BIT\_RIGHT\_ONES (operation) 70  
 BIT\_RIGHT\_ZEROS\_TEST (operation) 70  
 BIT\_RIGHT\_ZEROS (operation) 70  
 BIT\_TALLY\_TEST (operation) 71  
 BIT\_TALLY (operation) 71  
 BIT\_UNPACK\_1 (operation) 72  
 BIT\_UNPACK\_2 (operation) 72  
 BIT\_UNPACK\_3 (operation) 72  
 BIT\_XNOR\_TEST (operation) 73  
 BIT\_XNOR (operation) 73  
 BIT\_XOR\_TEST (operation) 74  
 BIT\_XOR (operation) 74  
 branch 11, 13, 15, 16, 17, 48, 131, 152, 153, 169  
 BREAK (operation) 75  
 byte\_offset (field in DataAddress) 26  
 byte 9, 23, 24, 25, 26, 30, 31, 33, 62, 116, 138, 154, 155, 159, 175, 194, 204, 207, 212, 222

## C

C-operation 15, 17, 52  
 C-unit 15, 46, 50, 52, 137  
 carry bit 17, 20  
 cc\_0 (field in StreamStatusWord) 12  
 cc\_1 (field in StreamStatusWord) 12

- cc\_2 (field in StreamStatusWord) 12
  - cc\_3 (field in StreamStatusWord) 12
  - chop 86, 109, 171, 190
  - CLOCK (operation) 51, 76, 137
  - CNT\_A\_NOP (enum in CountSource) 50, 137
  - CNT\_CONCURRENCY (enum in CountSource) 51
  - CNT\_CREATE (enum in CountSource) 51, 166
  - CNT\_C\_NOP (enum in CountSource) 50, 137
  - CNT\_FLOAT\_ADD (enum in CountSource) 50, 87, 88, 90, 100, 106, 107
  - CNT\_FLOAT\_DIV (enum in CountSource) 50, 91
  - CNT\_FLOAT\_MUL (enum in CountSource) 50, 88, 100, 107
  - CNT\_FLOAT\_SQRT (enum in CountSource) 50, 105
  - CNT\_FLOAT\_TOTAL (enum in CountSource) 50, 87, 88, 90, 91, 92, 93, 96, 97, 98, 99, 100, 103, 104, 105, 106, 107
  - CNT\_INT\_FETCH\_ADD (enum in CountSource) 50, 114
  - CNT\_ISSUES (enum in CountSource) 51
  - CNT\_JUMP\_EXPECTED (enum in CountSource) 50, 131, 152
  - CNT\_JUMP\_UNEXPECTED (enum in CountSource) 50, 131, 152
  - CNT\_LEVEL (enum in CountSource) 50, 132
  - CNT\_LOAD (enum in CountSource) 50, 116, 117, 118, 133, 134, 144, 154, 175, 176, 177
  - CNT\_MEMREFS (enum in CountSource) 51
  - CNT\_MEM\_RETRY (enum in CountSource) 50
  - CNT\_M\_NOP (enum in CountSource) 50, 137
  - CNT\_QUIT (enum in CountSource) 51, 167
  - CNT\_STORE (enum in CountSource) 50, 146, 155, 157, 158, 159, 160, 161, 162
  - CNT\_STREAMS (enum in CountSource) 51
  - CNT\_TARGET (enum in CountSource) 50, 169
  - CNT\_TRANSFER\_TOTAL (enum in CountSource) 50, 131, 152
  - CNT\_TRAP (enum in CountSource) 48, 51
  - code generator 15
  - complex 56
  - concurrency counter 49, 77, 241
  - CondCode (enum) 12, 17
  - condition code 11, 12, 17, 19, 20, 55, 90, 92, 93, 96, 97, 98, 99, 103, 110, 111, 128, 129, 131, 135, 136, 152
  - condition mask 17, 131, 135, 136, 152
  - CondMask (enum) 17, 18, 19, 131, 135, 136, 152
  - COND\_NEG\_C (enum in CondCode) 17
  - COND\_NEG\_NC (enum in CondCode) 17
  - COND\_OVFNaN\_C (enum in CondCode) 17
  - COND\_OVFNaN\_NC (enum in CondCode) 17
  - COND\_POS\_C (enum in CondCode) 17
  - COND\_POS\_NC (enum in CondCode) 17
  - COND\_ZERO\_C (enum in CondCode) 17
  - COND\_ZERO\_NC (enum in CondCode) 17
  - connect\_lost (field in IOPStatusWord) 194, 214, 215, 222, 225, 226, 227
  - Cop (field in Operation) 15
  - counter 10, 38, 39, 40, 49, 50, 51, 77, 163, 165
  - CountSource (enum) 49, 50, 51, 77
  - COUNT\_CONCURRENCY (operation) 49, 77
  - count\_disable (field in StreamStatusWord) 13, 49
  - COUNT\_EVENTS (operation) 50, 77
  - COUNT\_ISSUES (operation) 49, 77
  - COUNT\_MEMREFS (operation) 49, 77
  - COUNT\_PHANTOMS (operation) 79
  - COUNT\_READY (operation) 79
  - COUNT\_SELECT\_RESTORE (operation) 49, 77, 78
  - COUNT\_SELECT\_SAVE (operation) 49, 78
  - COUNT\_STREAMS (operation) 49, 77
  - create (field in ExceptionRegister) 44, 45, 83, 166
  - create exception 44, 83, 166
  - cv (condition code) 12, 17, 131, 135, 136, 149, 152, 153, 172
  - C\_float\_result\_code (field in ResultCode) 46
  - C\_float\_result\_reg (field in ResultCode) 46
- ## D
- DataAddress (struct) 10, 24, 25, 26
  - DataAddrUns (a base type) 10, 24, 31
  - DataControlDescriptor (struct) 31
  - DataFrame (a base type) 10, 26, 39
  - DataMapEntry (struct) 26
  - DataResultCode (enum) 46, 47
  - DataSegment (a base type) 10, 26, 39

- DataStateDescriptor (struct) 39
- data\_alignment (field in ExceptionRegister) 13, 44, 45, 81, 114, 116, 117, 118, 121, 133, 134, 144, 146, 156, 157, 158, 159, 160, 161, 162, 175, 176, 177
- data\_blocked (field in ExceptionRegister) 44, 45, 81, 114, 116, 117, 118, 121, 133, 134, 144, 146, 156, 157, 158, 159, 160, 161, 162, 175, 176, 177
- data\_frame\_offset (field in DataAddress) 26
- data\_hw\_error (field in ExceptionRegister) 44, 45, 114, 116, 117, 118, 121, 133, 134, 144, 146, 154, 155, 156, 157, 158, 159, 160, 161, 162, 175, 176, 177
- DATA\_MAP\_FLUSH\_ANY (operation) 28, 32, 80
- DATA\_MAP\_FLUSH (operation) 28, 32, 80
- DATA\_OPA\_SAVE (operation) 31, 32, 47, 81
- DATA\_OPD\_SAVE (operation) 31, 32, 47, 81
- DATA\_OP\_REDO (operation) 31, 47, 81
- data\_prot (field in ExceptionRegister) 39, 44, 45, 80, 81, 114, 116, 117, 118, 121, 133, 134, 138, 144, 146, 154, 155, 156, 157, 158, 159, 160, 161, 162, 175, 176, 177
- data\_segment\_number (field in DataAddress) 26
- data\_segment\_offset (field in DataAddress) 26
- DATA\_STATE\_RESTORE (operation) 32, 39, 80, 82
- data address unimplemented 30, 47
- data address 26, 28, 29, 35, 80, 198, 241
- data alignment 25, 26, 32, 47
- data control register 31, 32, 241
- data map limit 25, 26, 32, 39, 47, 80
- data map 10, 25, 26, 28, 29, 30, 36, 38, 39, 55, 80, 198, 200, 206
- data memory retry exception 32, 39, 43, 45, 47
- data memory 10, 23, 24, 25, 26, 28, 29, 30, 32, 33, 36, 39, 41, 43, 45, 47, 50, 80, 81
- data protection 25, 29, 30, 32, 43, 45, 47, 138
- data result 44, 46, 47, 81, 163
- data segment number 10, 26, 39
- data segment 10, 25, 26, 29, 32, 47
- data state descriptor 25, 26, 38, 39, 82, 241
- data trap bit 22, 25, 154, 155
- data trap disable 25, 157
- data trap 23, 24, 31, 43, 45, 47, 157, 194, 204
- data value register 31, 32, 241
- debugger 49, 75
- denormalize 21, 46, 86, 102, 119, 126, 188
- depend 15, 16
- dest\_reg (field in DataControlDescriptor) 31, 32, 81
- distribution\_enable (field in DataMapEntry) 26, 29, 36
- distributor 10, 26, 29, 36
- DomainDataAddress (struct) 28
- DomainDataTLBAddress (struct) 28
- DomainProgramAddress (struct) 35
- DOMAIN\_ENTER (operation) 83
- DOMAIN\_IDENTIFIER\_SAVE (operation) 38, 84
- DOMAIN\_LEAVE (operation) 38, 83
- domain\_signal\_trap\_disable (field in StreamStatusWord) 12
- domain\_signal (field in ExceptionRegister) 44, 45
- domain 25, 26, 28, 29, 35, 38, 39, 40, 41, 49, 80, 82, 83, 138, 140, 141, 164, 230
- domain signal 12, 38, 41, 43, 45
- doubled precision 21, 88, 100, 185, 186
- dr0 (field in ResultCode) 46, 147
- dr7 (field in ResultCode) 46
- DR\_DATA\_ALIGNMENT (enum in DataResultCode) 47
- DR\_DATA\_TRAP01 (enum in DataResultCode) 47
- DR\_DATA\_TRAP0 (enum in DataResultCode) 47
- DR\_DATA\_TRAP1 (enum in DataResultCode) 47
- DR\_LATENCY\_LIMIT (enum in DataResultCode) 47
- DR\_MAP\_LIMIT (enum in DataResultCode) 47
- DR\_NONE (enum in DataResultCode) 47
- DR\_PROTECTION\_LEVEL (enum in DataResultCode) 47
- DR\_RETRY\_LIMIT (enum in DataResultCode) 47
- DR\_SEGMENT\_LIMIT (enum in DataResultCode) 47
- DR\_UNCORRECTABLE\_ERROR (enum in DataResultCode) 47

DR\_UNIMPLEMENTED\_ADDRESS (enum in DataResultCode) 47  
 DR\_UNIMPLEMENTED\_OP (enum in DataResultCode) 39, 47, 81  
 d (protection domain) 38, 77, 78, 83, 84, 164, 166

## E

effective address 24, 25, 26  
 endian 23  
 enumeration member 9  
 enumeration name 9  
 EventSelect (struct) 49  
 event counter 49, 50, 53, 77, 78, 241  
 ExceptionRegister (struct) 45, 46  
 EXCEPTION\_RESTORE (operation) 43, 85  
 EXCEPTION\_SAVE (operation) 43, 85  
 exception 10, 11, 12, 13, 14, 15, 20, 21, 23, 25, 26, 29, 30, 31, 32, 36, 38, 41, 43, 44, 45, 46, 47, 48, 49, 51, 53, 55, 75, 81, 85, 86, 91, 92, 100, 102, 105, 109, 112, 113, 123, 130, 132, 138, 140, 145, 146, 149, 157, 165, 170, 171, 173, 174, 194, 198, 199, 200, 201, 205, 208, 210, 211, 212, 213, 214, 215, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230  
 Exception (enum) 43, 44, 45, 84, 194  
 exception (exception status register) 85, 164, 166  
 exception register 11, 32, 43, 44, 47, 85, 166, 241  
 exec\_level (field in ProgramMapEntry) 33, 36  
 exponent 20, 92, 93, 102, 103, 113, 119, 174  
 Ex\_Create (enum in Exception) 43  
 Ex\_Data\_Alignment (enum in Exception) 43  
 Ex\_Data\_Blocked (enum in Exception) 43  
 Ex\_Data\_HW\_Error (enum in Exception) 43  
 Ex\_Data\_Prot (enum in Exception) 43  
 Ex\_Domain\_Signal (enum in Exception) 43  
 Ex\_Float\_Extension (enum in Exception) 43  
 Ex\_Float\_Inexact (enum in Exception) 44  
 Ex\_Float\_Invalid (enum in Exception) 44  
 Ex\_Float\_Overflow (enum in Exception) 44  
 Ex\_Float\_Underflow (enum in Exception) 44  
 Ex\_Float\_Zero\_Divide (enum in Exception) 44  
 Ex\_Instruction\_Count (enum in Exception) 43

Ex\_Poison (enum in Exception) 43  
 Ex\_Privileged (enum in Exception) 43  
 Ex\_Prog\_HW\_Error (enum in Exception) 43  
 Ex\_Prog\_Prot (enum in Exception) 43

## F

fe\_control (field in DataControlDescriptor) 23, 24, 31, 116, 117, 118, 133, 134, 154, 157, 175, 176, 177  
 FE\_FUTURE (enum in FullEmptyControl) 24, 25, 154, 157  
 FE\_NORMAL (enum in FullEmptyControl) 24, 25, 32, 116, 117, 118, 133, 157, 175, 176, 177  
 FE\_SYNC (enum in FullEmptyControl) 24, 25, 154, 157  
 field name 9  
 Float32 (struct) 20  
 Float64 (struct) 20, 92, 103, 124  
 FloatResultCode (enum) 46  
 FloatSelect (enum) 19  
 FLOAT\_ADD\_MUL (operation) 50, 88  
 FLOAT\_ADD (operation) 50, 52, 87  
 FLOAT\_APPROX\_RESTORE (operation) 89  
 FLOAT\_CEIL (operation) 21, 86  
 FLOAT\_CHOP (operation) 86  
 FLOAT\_CMP\_TEST (operation) 20, 90  
 FLOAT\_DIV\_APPROX (operation) 92  
 FLOAT\_DIV\_ERROR (operation) 93  
 FLOAT\_DIV (operation) 50, 91  
 float\_extension (field in ExceptionRegister) 21, 45, 46, 102, 112, 113, 123, 130, 173, 174  
 FLOAT\_FLOOR (operation) 86  
 float\_inexact\_trap\_disable (field in StreamStatusWord) 12  
 float\_inexact (field in ExceptionRegister) 45, 46, 86, 87, 88, 91, 92, 94, 100, 104, 105, 106, 107, 108, 109, 143, 171  
 FLOAT\_INT (operation) 94  
 float\_invalid\_trap\_disable (field in StreamStatusWord) 12  
 float\_invalid (field in ExceptionRegister) 20, 21, 45, 46, 87, 88, 90, 92, 106, 107, 109, 171  
 FLOAT\_ITER (operation) 91, 95, 188  
 FLOAT\_MAX\_TEST (operation) 96



FLOAT\_MAX (operation) 20, 96  
 FLOAT\_MIN\_TEST (operation) 19, 20, 97  
 FLOAT\_MIN (operation) 20, 97  
 FLOAT\_MMAX\_TEST (operation) 98  
 FLOAT\_MMAX (operation) 98  
 FLOAT\_MMIN\_TEST (operation) 99  
 FLOAT\_MMIN (operation) 99  
 FLOAT\_MUL\_LOWER (operation) 100  
 FLOAT\_NEAR (operation) 86  
 float\_overflow\_trap\_disable (field in StreamStatusWord) 12  
 float\_overflow (field in ExceptionRegister) 45, 46, 87, 88, 91, 92, 100, 104, 106, 107, 143  
 FLOAT\_REAL (operation) 101, 143  
 FLOAT\_RECIP\_APPROX\_TEST (operation) 102  
 FLOAT\_RECIP\_APPROX (operation) 46, 102, 188  
 FLOAT\_RECIP\_ERROR (operation) 103, 188  
 FLOAT\_ROUND (operation) 86  
 FLOAT\_RSQRT\_APPROX\_TEST (operation) 102  
 FLOAT\_RSQRT\_APPROX (operation) 46, 102  
 FLOAT\_RSQRT\_ERROR\_TEST (operation) 103  
 FLOAT\_SCALB (operation) 104  
 FLOAT\_SQRT\_APPROX\_TEST (operation) 92, 188  
 FLOAT\_SQRT\_ERROR\_TEST (operation) 93  
 FLOAT\_SQRT (operation) 50, 105  
 FLOAT\_SUB\_MUL\_REV (operation) 100, 107  
 FLOAT\_SUB\_MUL (operation) 107  
 FLOAT\_SUB (operation) 50, 106  
 float\_underflow\_trap\_disable (field in StreamStatusWord) 12  
 float\_underflow (field in ExceptionRegister) 45, 46, 88, 91, 100, 104, 107, 143  
 FLOAT\_UNNS (operation) 108  
 float\_zero\_divide (field in ExceptionRegister) 21, 45, 46, 92  
 float\_zero\_div\_trap\_disable (field in StreamStatusWord) 12  
 float 18, 19, 43, 45, 46, 50, 86, 94, 101, 108, 109, 119, 143, 171, 188  
 float inexact 12, 44, 45  
 float invalid operation 44, 45  
 float invalid 12, 45  
 float overflow 12, 44, 45

## C.1 Scrambling Matrices

float point 9, 21, 87, 88, 90, 91, 92, 93, 95, 96, 97, 98, 99, 100, 102, 103, 104, 105, 106, 107, 123, 124, 126, 143  
 float underflow 12, 44, 45  
 float zero divide 12, 44, 45  
 flop 180, 182  
 forced\_link (field in IOPStatusWord) 194, 204  
 format 9, 20, 52, 101, 102, 198, 200, 206, 230  
 forward\_enable (field in AccessState) 23, 154, 157  
 forward 13, 23, 24, 25, 31, 49, 50, 116, 117, 118, 133, 138, 144, 146, 152, 154, 155, 156, 157, 158, 175, 176, 177, 194, 204, 212  
 forward bit 25  
 fraction (field in Float32) 20, 21, 22  
 frame\_offset (field in ProgL2Address) 35  
 frame number 10, 33, 36  
 FR\_DQ (enum in FloatResultCode) 46  
 FR\_DR (enum in FloatResultCode) 46  
 FR\_DZ (enum in FloatResultCode) 46  
 FR\_FG (enum in FloatResultCode) 46  
 FR\_FX (enum in FloatResultCode) 46  
 FR\_IM (enum in FloatResultCode) 46  
 full/empty 23, 24, 25, 31, 154, 157, 204  
 FullEmptyControl (enum) 23, 24, 31  
 full (field in AccessState) 23, 24, 25, 138, 144, 146, 154, 155, 156, 157, 158, 194, 212  
 fwd\_disable (field in DataControlDescriptor) 23, 24, 31, 154, 157

## G

general purpose register 55, 166, 241  
 global memory 30

## H

halfword 9, 10, 23, 24, 117, 160, 176  
 hardware\_trap\_disable (field in StreamStatusWord) 12  
 hardware error 30, 43, 45

## I

identifier 53, 84, 163, 166  
 idle 12, 198  
 IEEE754 floating point 9, 17, 20, 21, 86, 109, 171

- IF\_0 (enum in CondMask) 18
- IF\_1 (enum in CondMask) 18
- IF\_2 (enum in CondMask) 18
- IF\_3 (enum in CondMask) 18
- IF\_4 (enum in CondMask) 18
- IF\_5 (enum in CondMask) 18
- IF\_6 (enum in CondMask) 18
- IF\_7 (enum in CondMask) 18
- IF\_ALWAYS (enum in CondMask) 17
- IF\_CY (enum in CondMask) 18
- IF\_EQ (enum in CondMask) 17, 18
- IF\_FGE (enum in CondMask) 18
- IF\_FGT (enum in CondMask) 18
- IF\_FLE (enum in CondMask) 18
- IF\_FLT (enum in CondMask) 18
- IF\_FUN (enum in CondMask) 18
- IF\_F (enum in CondMask) 18
- IF\_IJE (enum in CondMask) 18
- IF\_IGT (enum in CondMask) 18
- IF\_IJE (enum in CondMask) 18
- IF\_ILT (enum in CondMask) 18
- IF\_IMI (enum in CondMask) 18
- IF\_IMZ (enum in CondMask) 18
- IF\_IOV (enum in CondMask) 18
- IF\_IPL (enum in CondMask) 18
- IF\_IPZ (enum in CondMask) 18
- IF\_NC (enum in CondMask) 18
- IF\_NEVER (enum in CondMask) 17
- IF\_NE (enum in CondMask) 18
- IF\_NZ (enum in CondMask) 18
- IF\_T (enum in CondMask) 18
- IF\_UGE (enum in CondMask) 18
- IF\_UGT (enum in CondMask) 18
- IF\_ULE (enum in CondMask) 18
- IF\_ULT (enum in CondMask) 18
- IF\_ZE (enum in CondMask) 18
- illegal\_op\_code (field in IOPStatusWord) 194
- instruction\_count (field in ExceptionRegister) 44, 45
- instruction 10, 12, 13, 15, 16, 17, 24, 33, 35, 36, 40, 43, 44, 45, 47, 49, 51, 52, 53, 55, 85, 139, 147, 153, 164, 165, 166, 169, 180, 182, 190, 192, 194, 195, 199, 201, 203, 204, 205, 207, 208, 213, 214, 216, 218, 220, 221, 222, 223, 225, 226, 229, 230, 233, 241
- instruction counter 13, 47, 49, 164, 165, 166
- instruction issue counter 49, 77, 165, 241
- INST\_SEGMENT (operation) 198
- integer 9, 17, 18, 19, 46, 55, 86, 94, 95, 104, 109, 110, 111, 112, 113, 119, 120, 122, 123, 124, 125, 128, 129, 130, 172, 173, 174, 178, 190, 192
- interconnect\_lost (field in IOPStatusWord) 194, 214, 224
- IntSelect (enum) 19
- INT\_ADD\_IMM\_TEST (operation) 111
- INT\_ADD\_IMM (operation) 55, 60, 111
- INT\_ADD\_MUL\_TEST (operation) 112
- INT\_ADD\_MUL (operation) 112, 173
- INT\_ADD\_TEST (operation) 110
- INT\_ADD (operation) 60, 110
- INT\_CEIL\_TEST (operation) 109
- INT\_CEIL (operation) 109
- INT\_CHOP\_TEST (operation) 109
- INT\_CHOP (operation) 21, 109
- INT\_DIV\_CHOP\_TEST (operation) 113
- INT\_DIV\_CHOP (operation) 113, 190
- INT\_DIV\_FLOOR\_TEST (operation) 113
- INT\_DIV\_FLOOR (operation) 113, 190
- INT\_FETCH\_ADD\_AC\_DISP (operation) 114
- INT\_FETCH\_ADD\_AC\_INDEX (operation) 114
- INT\_FETCH\_ADD\_DISP (operation) 114
- INT\_FETCH\_ADD\_INDEX (operation) 114
- INT\_FLOOR\_TEST (operation) 109
- INT\_FLOOR (operation) 109
- INT\_IMM (operation) 115, 137
- INT\_LOADB\_AC\_DISP (operation) 116
- INT\_LOADB\_AC\_INDEX (operation) 116
- INT\_LOADB\_DISP (operation) 116
- INT\_LOADB\_INDEX (operation) 116
- INT\_LOADB (operation) 31, 116
- INT\_LOADH\_AC\_DISP (operation) 117
- INT\_LOADH\_AC\_INDEX (operation) 117
- INT\_LOADH\_DISP (operation) 117
- INT\_LOADH\_INDEX (operation) 117
- INT\_LOADH (operation) 31, 117
- INT\_LOADQ\_AC\_DISP (operation) 118
- INT\_LOADQ\_AC\_INDEX (operation) 118
- INT\_LOADQ\_DISP (operation) 118
- INT\_LOADQ\_INDEX (operation) 118
- INT\_LOADQ (operation) 31, 118
- INT\_LOGB\_TEST (operation) 119
- INT\_LOGB (operation) 119
- INT\_MAX\_TEST (operation) 120
- INT\_MAX (operation) 17, 120

INT\_MEM\_ADD\_AC\_DISP (operation) 121  
 INT\_MEM\_ADD\_AC\_INDEX (operation) 121  
 INT\_MEM\_ADD\_DISP (operation) 121  
 INT\_MEM\_ADD\_INDEX (operation) 121  
 INT\_MIN\_TEST (operation) 122  
 INT\_MIN (operation) 122  
 INT\_NEAR\_TEST (operation) 109  
 INT\_NEAR (operation) 109  
 INT\_RECIP\_APPROX (operation) 123  
 INT\_RECIP\_ERROR (operation) 124  
 INT\_RECIP\_SHIFT\_TEST (operation) 125  
 INT\_RECIP\_SHIFT (operation) 125  
 INT\_ROUND\_TEST (operation) 109  
 INT\_ROUND (operation) 109  
 INT\_RSQRT\_APPROX (operation) 126  
 INT\_SHIFT\_RIGHT\_TEST (operation) 127  
 INT\_SHIFT\_RIGHT (operation) 127  
 INT\_SUB\_IMM\_TEST (operation) 129  
 INT\_SUB\_IMM (operation) 129  
 INT\_SUB\_MUL\_REV\_TEST (operation) 130  
 INT\_SUB\_MUL\_REV (operation) 130  
 INT\_SUB\_MUL\_TEST (operation) 130  
 INT\_SUB\_MUL (operation) 130  
 INT\_SUB\_TEST (operation) 128  
 INT\_SUB (operation) 128  
 invalid operation 21  
 IN\_ACCEPT (operation) 226  
 IN\_DELAY (operation) 229  
 IN\_INTERCONNECT (operation) 228  
 IN\_LINK\_STORE (operation) 223  
 IN\_LINK (operation) 223  
 IN\_LISTEN (operation) 224  
 IN\_LOOPBACK (operation) 215, 227  
 IN\_REJECT (operation) 225  
 IOPStatusWord (struct) 194, 195  
 IopStream (enum) 195  
 IOP\_IN (enum in IopStream) 195  
 IOP\_LOAD (enum in IopStream) 195  
 IOP\_OUT (enum in IopStream) 195  
 IOP\_STORE (enum in IopStream) 195

## J

JUMP\_OFTEN (operation) 16, 131  
 JUMP\_SELDOM (operation) 16, 131  
 JUMP (operation) 13, 14, 50, 55, 60, 131, 169

## K

KERNEL level 12, 38, 51, 164, 241

## L

L1Address (struct) 36  
 L2Address (struct) 36, 37  
 la (field in Operation) 15  
 LEVEL\_ENTER (operation) 38, 50, 132  
 LEVEL\_RTN (operation) 38, 47, 132, 169  
 level 12, 15, 25, 26, 29, 32, 33, 36, 38, 39, 40, 41, 45, 47, 48, 50, 55, 80, 132, 138, 164, 198, 200, 206, 241  
 Level (enum) 26, 33, 38, 39, 40, 41, 138, 169  
 level (stream level) 132, 138, 164, 166  
 LEV\_IPL (enum in Level) 38, 138, 241  
 LEV\_KERNEL (enum in Level) 38  
 LEV\_SUPER (enum in Level) 38, 48, 241  
 LEV\_USER (enum in Level) 38, 138, 241  
 limit\_error (field in IOPStatusWord) 194, 201, 204, 207, 208, 212  
 limit (field in DataStateDescriptor) 12, 25, 29, 30, 32, 33, 39, 41, 45, 47, 198, 200, 206  
 line\_index (field in L1Address) 35, 36, 37  
 link\_error (field in IOPStatusWord) 194  
 LOAD\_AC\_DISP (operation) 133  
 LOAD\_AC\_INDEX (operation) 133  
 LOAD\_DATA (operation) 204  
 LOAD\_DISP (operation) 133  
 LOAD\_END\_PACKET (operation) 203, 222  
 LOAD\_ERR\_OFFSET (operation) 201  
 LOAD\_FE (operation) 134  
 LOAD\_FLUSH (operation) 202  
 LOAD\_IMAGE (operation) 204, 222  
 LOAD\_INDEX (operation) 133  
 load\_level (field in DataMapEntry) 26, 29  
 LOAD\_LINK\_OUT (operation) 199, 215, 222  
 LOAD\_LINK (operation) 199  
 LOAD\_SEGMENT (operation) 200  
 LOAD (operation) 23, 24, 31, 49, 50, 60, 114, 121, 133, 207, 222, 231  
 locality 29  
 local memory 139  
 locked (memory cell) 23, 25, 26, 28, 155, 163, 198, 200, 206  
 LOGICAL\_ALLONE\_TEST (operation) 135  
 LOGICAL\_ALLONE (operation) 135, 136  
 LOGICAL\_ONE\_TEST (operation) 136

LOGICAL\_ONE (operation) 135, 136  
 logical\_unit (field in DataMapEntry) 26, 29  
 logical unit number 26, 29, 30, 198  
 logical unit offset 26, 29, 33, 36  
 lookahead\_disable (field in StreamStatusWord)  
   13, 16  
 lookahead 12, 13, 15, 16, 31, 43, 47, 52, 81,  
   83, 131, 132, 147, 152, 163, 167, 180,  
   182  
 loopback (field in IOPStatusWord) 195, 207,  
   215, 216, 217, 227

## M

M-operation 15, 47, 52  
 M-unit 15, 16, 23, 31, 32, 46, 50, 55, 81, 137,  
   163  
 MAC-operation 15, 16, 44  
 map base 33  
 map entry 25, 26, 28, 33, 35, 36, 241  
 map limit 25, 45, 80, 138, 140  
 matrix 29, 55, 62, 242  
 MC-operation 15  
 memory\_type (field in DataMapEntry) 26, 30  
 memory reference counter 49, 77, 241  
 memory retry 13, 25, 29, 30, 31, 39, 44, 47,  
   49, 198  
 memory system 9, 30, 36  
 memory unit 10, 29, 30  
 min\_dkill (field in DataStateDescriptor) 39, 80  
 min\_pkill (field in ProgramStateDescriptor) 40,  
   48  
 min\_psleep (field in ProgramStateDescriptor)  
   40  
 Mop (field in Operation) 15

## N

NaNResultCode (enum) 21, 22  
 NAN\_INF\_DIV\_INF (enum in NaNResultCode)  
   22  
 NAN\_INF\_SUB\_INF (enum in NaNResultCode)  
   22  
 NAN\_SQRT\_NEG (enum in NaNResultCode)  
   22  
 NAN\_ZERO\_DIV\_ZERO (enum in NaNResult-  
   Code) 22  
 NAN\_ZERO\_MUL\_INF (enum in NaNResult-  
   Code) 22

NaN 17, 18, 20, 21, 22, 90, 93, 96, 97, 98, 99,  
   100, 101, 119, 143  
 negative 10, 17, 22, 90, 92, 96, 97, 98, 99, 119,  
   171, 190  
 nonstandard 17  
 NOP (operation) 50, 52, 137  
 normalize 21  
 no\_connection (field in IOPStatusWord) 194,  
   222

## O

OPA\_DATA\_OPA\_SAVE (enum in RetryOp-  
   Code) 32  
 OPA\_DATA\_OPD\_SAVE (enum in RetryOp-  
   Code) 32  
 OPA\_DATA\_STATE\_RESTORE (enum in Retry-  
   OpCode) 32  
 OPA\_INT\_FETCH\_ADD (enum in RetryOp-  
   Code) 31  
 OPA\_INT\_LOADB (enum in RetryOpCode)  
   31  
 OPA\_INT\_LOADH (enum in RetryOpCode)  
   31  
 OPA\_INT\_LOADQ (enum in RetryOpCode)  
   31  
 OPA\_LOAD (enum in RetryOpCode) 31  
 OPA\_MAP\_FLUSH\_ANY (enum in RetryOp-  
   Code) 32  
 OPA\_MAP\_FLUSH (enum in RetryOpCode)  
   32  
 OPA\_PROBE (enum in RetryOpCode) 31  
 OPA\_REG\_LOAD (enum in RetryOpCode) 31  
 OPA\_SCRUB\_LOAD (enum in RetryOpCode)  
   31  
 OPA\_STATE\_LOAD (enum in RetryOpCode)  
   31  
 OPA\_STATE\_LOCK (enum in RetryOpCode)  
   31  
 OPA\_STATE\_STORE (enum in RetryOpCode)  
   31  
 OPA\_STOREB (enum in RetryOpCode) 31  
 OPA\_STOREH (enum in RetryOpCode) 31  
 OPA\_STOREQ (enum in RetryOpCode) 31  
 OPA\_STORE\_EMPTY (enum in RetryOpCode)  
   31  
 OPA\_STORE (enum in RetryOpCode) 31

- OPA\_STREAM\_CATCH (enum in RetryOp-Code) 32
- OPA\_STREAM\_CREATE (enum in RetryOp-Code) 32
- OPA\_UNSLLOADB (enum in RetryOpCode) 31
- OPA\_UNSLLOADH (enum in RetryOpCode) 31
- OPA\_UNSLLOADQ (enum in RetryOpCode) 31
- operating system 37, 38, 39, 43, 48, 167, 168
- OperationAccessControl (struct) 24
- OPERATION\_1 (operation) 53
- OPERATION\_2 (operation) 53
- Operation (struct) , 15, 24, 52, 53, 55, 57, 59, 61, 63, 65, 67, 69, 71, 73, 75, 77, 79, 81, 83, 85, 87, 89, 91, 93, 95, 97, 99, 101, 103, 105, 107, 109, 111, 113, 115, 117, 119, 121, 123, 125, 127, 129, 131, 133, 135, 137, 139, 141, 143, 145, 147, 149, 151, 153, 155, 157, 159, 161, 163, 165, 167, 169, 171, 173, 175, 177, 179, 194, 197, 199, 201, 203, 205, 207, 209, 211, 213, 215, 217, 219, 221, 223, 225, 227, 229, 233, 235, 237, 239
- os\_field (field in IOPStatusWord) 194
- OUT\_CANCEL (operation) 218
- OUT\_DELAY (operation) 220
- OUT\_DISCONNECT (operation) 217, 227
- OUT\_INTERCONNECT (operation) 219
- OUT\_LINK\_LOAD (operation) 213
- OUT\_LINK (operation) 213
- OUT\_LOOPBACK (operation) 215, 216, 227
- OUT\_LOOPMODE (operation) 216
- OUT\_PACKET (operation) 194, 203, 222
- OUT\_RESET (operation) 221
- OUT\_RING (operation) 214
- overflow/NaN 17, 58, 59, 60, 63, 64, 65, 66, 68, 70, 71, 73, 74, 90, 96, 97, 98, 99, 109, 112, 119, 120, 122, 127, 130, 148, 149, 150, 151, 168, 171, 173, 179
- P**
- packet\_end (field in IOPStatusWord) 194, 208, 212
- PageNumber (a base type) 10, 33, 41
- pc (field in IOPStatusWord) 13, 14, 33, 44, 47, 83, 131, 132, 152, 164, 166, 169, 194, 195, 201, 208, 224, 231
- pc (program counter) 15
- pfl (field in ExceptionRegister) 46
- pf31 (field in ExceptionRegister) 46
- phantom counter 51, 79, 241
- physical unit number 29, 30
- physical unit offset 29, 33
- pointer 9, 10, 23, 24, 25, 55, 134, 138, 142, 154, 155, 166
- Pointer (struct) 23, 24, 141, 143, 145
- poison 11, 32, 43, 44, 45, 46, 51, 81, 144, 145, 146, 149, 170
- positive 13, 17, 90, 93, 96, 97, 98, 99, 119
- precedence 40, 56
- privilege 12, 15, 25, 29, 36, 38, 39, 40, 41, 43, 44, 45, 47, 48, 55, 75, 78, 80, 82, 83, 84, 132, 138, 139, 140, 141, 164, 167, 169, 241
- priv\_quit (field in ProgramStateDescriptor) 41, 167
- priv\_t0 (field in ProgramStateDescriptor) 14, 41, 48, 169
- ProbeControl (enum) 138
- PROBE\_DISP (operation) 138
- PROBE\_INDEX (operation) 138
- ProgFrame (a base type) 10, 33, 41
- ProgL2Address (struct) 35
- ProgramAddress (struct) 10, 13, 33
- ProgramAddrUns (a base type) 10, 13, 35
- ProgramMapEntry (struct) 33
- ProgramStateDescriptor (struct) 40, 41
- PROGRAM\_CACHE\_FLUSH\_ANY (operation) 37, 139
- PROGRAM\_CACHE\_FLUSH\_L1 (operation) 37, 139
- PROGRAM\_CACHE\_FLUSH (operation) 37, 139
- PROGRAM\_MAP\_FLUSH\_ANY (operation) 35, 140
- PROGRAM\_MAP\_FLUSH (operation) 35, 140
- PROGRAM\_STATE\_RESTORE (operation) 40, 141
- program address 11, 13, 14, 33, 35, 36, 38, 44, 140, 241
- program counter (PC) 10, 11, 12, 13, 14, 15, 36, 169, 180, 194

program map limit 33, 41  
 program map 10, 33, 35, 36, 38, 41, 132, 140  
 program memory 10, 33, 35, 36, 37  
 program protection 33, 36, 43, 45, 132  
 program segment 198  
 program state descriptor 33, 38, 39, 40, 48, 141, 167, 169, 241  
 ProgTlbAddr (struct) 35  
 prog\_frame (field in ProgramMapEntry) 33, 35, 36  
 prog\_hw\_error (field in ExceptionRegister) 44, 45  
 prog\_page\_number (field in ProgramAddress) 33  
 prog\_page\_offset (field in ProgramAddress) 33  
 prog\_prot (field in ExceptionRegister) 44, 45, 48, 132  
 protection domain 12, 14, 26, 33, 38, 39, 40, 41, 48, 49, 55, 77, 82, 83, 84, 141, 163, 165, 166, 167, 168, 241  
 PTR\_SET\_AC (operation) 142  
 p\_limit\_error (field in IOPStatusWord) 194, 198  
 P\_MODIFY (enum in ProbeControl) 138  
 P\_READ (enum in ProbeControl) 138  
 p\_uncorrectable\_error (field in IOPStatusWord) 194, 198  
 p\_unimplemented\_address (field in IOPStatusWord) 194, 198

## Q

quarterword 9, 23, 24, 118, 161, 177

## R

ready counter 51, 79, 222, 241  
 REAL\_FLOAT (operation) 143  
 reciprocal 89, 91, 95, 102, 103, 105, 123, 126, 188, 190, 191, 241  
 REG\_LOAD\_AC\_DISP (operation) 144  
 REG\_LOAD\_AC\_INDEX (operation) 144  
 REG\_LOAD\_DISP (operation) 144  
 REG\_LOAD\_INDEX (operation) 144  
 REG\_MOVE (operation) 32, 60, 145  
 REG\_STORE\_AC\_DISP (operation) 146  
 REG\_STORE\_AC\_INDEX (operation) 146  
 REG\_STORE\_DISP (operation) 146  
 REG\_STORE\_INDEX (operation) 146

Reg (a base type) 10, 31, 46  
 Resource (enum) 26, 30, 39, 49, 51, 164, 165, 167  
 restop (field in DataControlDescriptor) 31  
 RESULTCODE\_SAVE (operation) 147  
 ResultCode (struct) 46  
 result code (result code register) 147, 164, 166  
 result code register 11, 21, 43, 46, 47, 81, 85, 147, 166, 241  
 result code 21, 22, 46, 47, 81  
 RES\_DMEN (enum in Resource) 30  
 RES\_IOM (enum in Resource) 30  
 RES\_IOP (enum in Resource) 30  
 RetryOpCode (enum) 31, 32  
 retry\_limit (field in DataStateDescriptor) 39  
 RND\_CEIL (enum in RoundMode) 21  
 RND\_CHOP (enum in RoundMode) 21  
 RND\_FLOOR (enum in RoundMode) 21  
 RND\_NEAR (enum in RoundMode) 21  
 ROTATE\_LEFT\_TEST (operation) 148  
 ROTATE\_LEFT (operation) 148  
 ROTATE\_RIGHT\_TEST (operation) 148  
 ROTATE\_RIGHT (operation) 148  
 rounding mode 13, 21, 86, 94, 108, 109, 171, 185  
 RoundMode (enum) 13, 21  
 round\_mode (field in StreamStatusWord) 13, 21  
 round 21, 86, 109, 113, 125, 171, 174, 178, 185, 188, 218  
 round to nearest 21, 92, 93, 95, 103, 124, 185

## S

scramble 26, 29, 33, 36  
 scur (streams in use) 39, 83, 163, 166, 167, 241  
 SegmentOffset (a base type) 10, 26  
 segment\_base (field in DataMapEntry) 26, 29  
 segment\_limit (field in DataMapEntry) 26, 29  
 segment\_offset (field in DomainDataAddress) 28  
 segment base 26, 29  
 segment limit 25, 26, 29, 45  
 SELECT\_FLOAT\_TEST (operation) 149  
 SELECT\_FLOAT (operation) 19, 149  
 SELECT\_INT\_TEST (operation) 149  
 SELECT\_INT (operation) 19, 149  
 sel\_0 (field in EventSelect) 49

- sel\_1 (field in EventSelect) 49
- sel\_2 (field in EventSelect) 49
- sel\_3 (field in EventSelect) 49
- SEL\_CY (enum in IntSelect) 19, 149
- SEL\_EQ (enum in IntSelect) 19, 149
- SEL\_FGE (enum in FloatSelect) 19, 149
- SEL\_FGT (enum in FloatSelect) 19, 149
- SEL\_FLE (enum in FloatSelect) 19, 149
- SEL\_FLT (enum in FloatSelect) 19, 149
- SEL\_FUN (enum in FloatSelect) 19, 149
- SEL\_IJE (enum in IntSelect) 19, 149
- SEL\_IJT (enum in IntSelect) 19, 149
- SEL\_IPL (enum in IntSelect) 19, 149
- SEL\_IPZ (enum in IntSelect) 19, 149
- SEL\_UGE (enum in IntSelect) 19, 149
- SEL\_UGT (enum in IntSelect) 19, 149
- set\_index (field in DomainDataTLBAddress) 28
- set\_number (field in DomainDataAddress) 28, 35, 36, 37
- SHIFT\_LEFT\_IMM\_TEST (operation) 150
- SHIFT\_LEFT\_IMM (operation) 150
- SHIFT\_LEFT\_TEST (operation) 150
- SHIFT\_LEFT (operation) 150
- SHIFT\_PAIR\_LEFT\_TEST (operation) 151
- SHIFT\_PAIR\_LEFT (operation) 151
- SHIFT\_PAIR\_RIGHT\_TEST (operation) 151
- SHIFT\_PAIR\_RIGHT (operation) 151
- significand 20, 143
- sign (field in Float32) 17, 20, 88, 93, 107, 116, 117, 118, 190
- sign bit 20, 56, 127
- SKIP\_OFTEN (operation) 16, 152
- SKIP\_SELDOM (operation) 16, 152
- SKIP (operation) 13, 50, 152
- sleep 40
- slim (field in ProgramStateDescriptor) 41
- slim (stream count limit) 39, 41, 168
- SpecialFloat64 (struct) 20, 91, 92, 95, 102, 103, 105, 113, 123, 124, 126, 174
- spec\_load\_enable (field in StreamStatusWord) 13, 32
- square root 20, 56, 89, 92, 93, 95, 103, 105, 126, 188, 241
- sres (streams reserved) 39, 49, 83, 163, 166, 167, 168, 241
- SSW\_DISP (operation) 153
- ssw\_override (field in StreamStatusWord) 13, 25, 47, 132
- SSW\_RESTORE (operation) 153
- ssw (stream status word) 10, 11, 12, 14, 16, 21, 25, 26, 32, 43, 44, 47, 49, 83, 85, 86, 94, 108, 109, 131, 132, 152, 153, 164, 166, 169, 171
- stall (field in DataMapEntry) 26, 29, 48
- standard 16, 20, 21
- STATE\_LOAD\_DISP (operation) 154
- STATE\_LOAD\_INDEX (operation) 154
- STATE\_LOCK\_AC\_DISP (operation) 155
- STATE\_LOCK\_AC\_INDEX (operation) 155
- STATE\_LOCK\_DISP (operation) 155
- STATE\_LOCK\_INDEX (operation) 155
- STATE\_SCRUB\_DISP (operation) 156
- STATE\_SCRUB\_INDEX (operation) 156
- STATE\_STORE\_AC\_DISP (operation) 157
- STATE\_STORE\_AC\_INDEX (operation) 157
- STATE\_STORE\_DISP (operation) 157
- STATE\_STORE\_ERROR\_DISP (operation) 158
- STATE\_STORE\_ERROR\_INDEX (operation) 158
- STATE\_STORE\_INDEX (operation) 157
- status\_link (field in IOPStatusWord) 194, 201, 208, 224
- STOREB\_AC\_DISP (operation) 159
- STOREB\_AC\_INDEX (operation) 159
- STOREB\_DISP (operation) 159
- STOREB\_INDEX (operation) 159
- STOREB (operation) 31, 159
- STOREH\_AC\_DISP (operation) 160
- STOREH\_AC\_INDEX (operation) 160
- STOREH\_DISP (operation) 160
- STOREH\_INDEX (operation) 160
- STOREH (operation) 31, 160
- STOREQ\_AC\_DISP (operation) 161
- STOREQ\_AC\_INDEX (operation) 161
- STOREQ\_DISP (operation) 161
- STOREQ\_INDEX (operation) 161
- STOREQ (operation) 31, 161
- STORE\_AC\_DISP (operation) 162
- STORE\_AC\_INDEX (operation) 162
- STORE\_DATA (operation) 210, 212, 223
- STORE\_DISP (operation) 162
- STORE\_END\_PACKET (operation) 210
- STORE\_END\_SEGMENT (operation) 211
- STORE\_ERR\_OFFSET (operation) 208

STORE\_FLUSH (operation) 209  
 STORE\_IMAGE (operation) 210, 212, 223  
 STORE\_INDEX (operation) 162  
 store\_level (field in DataMapEntry) 26, 29  
 STORE\_LINK\_IN (operation) 205, 224, 227, 231  
 STORE\_LINK (operation) 205  
 STORE\_REPLICATE (operation) 207, 223  
 STORE\_SEGMENT (operation) 206  
 STORE (operation) 23, 24, 31, 49, 50, 55, 114, 121, 162, 207, 224  
 StreamStatusWord (struct) 12, 13, 169  
 STREAM\_CATCH (operation) 32, 164  
 STREAM\_COUNT\_INST\_RESTORE (operation) 49, 165  
 STREAM\_COUNT\_INST (operation) 49, 165  
 STREAM\_CREATE\_IMM (operation) 166  
 STREAM\_CUR\_SAVE (operation) 39, 163  
 STREAM\_IDENTIFIER\_SAVE (operation) 163  
 Stream\_identity (field in IOPStatusWord) 195  
 STREAM\_LOOKAHEAD\_SAVE (operation) 163  
 STREAM\_QUIT\_PRESERVE (operation) 167  
 STREAM\_QUIT (operation) 12, 15, 39, 40, 41, 48, 51, 166, 167  
 STREAM\_RESERVE\_TEST (operation) 168  
 STREAM\_RESERVE\_UPTO\_TEST (operation) 168  
 STREAM\_RESERVE\_UPTO (operation) 168  
 STREAM\_RESERVE (operation) 12, 39, 166, 168  
 STREAM\_RES\_SAVE (operation) 39, 163  
 stream 10, 11, 12, 14, 15, 17, 23, 25, 29, 31, 33, 36, 38, 39, 40, 41, 43, 44, 45, 47, 48, 49, 51, 55, 77, 79, 81, 83, 132, 163, 165, 166, 167, 168, 182, 194, 195, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 212, 213, 214, 215, 216, 217, 222, 223, 224, 226, 227, 230, 231, 241  
 stream counter 49, 77, 241  
 stream create exception 43, 45  
 stream level 45, 241  
 stream number 163  
 stream status word (ssw) 10, 11, 12, 33, 194, 241  
 structure name 9  
 subblock\_index (field in L2Address) 35, 37  
 supervisor level 12, 29, 38, 78, 241

synchronization 25  
 system\_trap\_disable (field in StreamStatusWord) 12  
 system trap 12  
 S (total stream count) 168

## T

tag (field in DomainDataAddress) 28, 35, 36, 37, 49, 50, 77  
 TARGET\_DISP (operation) 60, 169  
 TARGET\_INDEX (operation) 169  
 TARGET\_RESTORE (operation) 153, 169  
 TARGET\_SAVE (operation) 50, 169  
 target register T0 14, 41, 44, 47, 48, 164, 166  
 target register 11, 14, 16, 33, 50, 131, 153, 166, 169, 241  
 timeout (field in IOPStatusWord) 194, 214, 215, 217, 218, 219, 220, 221, 222, 224, 226, 227, 228, 229, 231  
 tn (target register) 131  
 trap0\_disable (field in DataControlDescriptor) 24, 31  
 trap0\_enable (field in AccessState) 23, 154, 157  
 trap0\_load\_disable (field in Pointer) 23, 154, 157  
 trap0\_store\_disable (field in Pointer) 23, 154, 157  
 trap1\_disable (field in DataControlDescriptor) 24, 31  
 trap1\_enable (field in AccessState) 23, 154, 157  
 trap1\_load\_disable (field in Pointer) 23, 154, 157  
 trap1\_store\_disable (field in Pointer) 23, 154, 157  
 TRAP\_RESTORE (operation) 32, 48, 170  
 TRAP\_SAVE (operation) 48, 170  
 trap 11, 12, 13, 14, 15, 21, 25, 29, 40, 43, 44, 46, 47, 48, 51, 81, 85, 138, 144, 146, 153, 154, 156, 157, 158, 166, 188, 212  
 trap handler 11, 14, 21, 22, 31, 41, 43, 44, 47, 48, 81, 166, 170, 188  
 trap mask 11, 12, 43, 47, 85, 131  
 trap register TR0 48  
 trap register 11, 48, 166, 167, 170, 241



## U

unaligned\_data\_enable (field in StreamStatusWord) 13, 25, 26  
 unaligned data 13, 43, 45  
 uncorrectable\_error (field in IOPStatusWord) 194, 201, 204, 207, 208, 210, 211, 212, 222, 226  
 uncorrectable program memory error 43, 45  
 unimplemented\_address (field in IOPStatusWord) 194, 201, 204, 207, 208, 212  
 unimplemented operation 47  
 unsigned integer 9, 15, 20, 55, 108, 110, 133, 134, 168, 171, 173, 174, 190  
 UNS\_ADD\_CARRY\_TEST (operation) 172  
 UNS\_ADD\_MUL\_UPPER\_TEST (operation) 173  
 UNS\_ADD\_MUL\_UPPER (operation) 173  
 UNS\_CEIL\_TEST (operation) 171  
 UNS\_CEIL (operation) 171  
 UNS\_CHOP\_TEST (operation) 171  
 UNS\_CHOP (operation) 171  
 UNS\_DIV\_TEST (operation) 174  
 UNS\_DIV (operation) 174  
 UNS\_FLOOR\_TEST (operation) 171  
 UNS\_FLOOR (operation) 21, 171  
 UNS\_LOADB\_AC\_DISP (operation) 175  
 UNS\_LOADB\_AC\_INDEX (operation) 175  
 UNS\_LOADB\_DISP (operation) 175  
 UNS\_LOADB\_INDEX (operation) 175  
 UNS\_LOADB (operation) 31, 175  
 UNS\_LOADH\_AC\_DISP (operation) 176  
 UNS\_LOADH\_AC\_INDEX (operation) 176  
 UNS\_LOADH\_DISP (operation) 176  
 UNS\_LOADH\_INDEX (operation) 176  
 UNS\_LOADH (operation) 31, 176  
 UNS\_LOADQ\_AC\_DISP (operation) 177  
 UNS\_LOADQ\_AC\_INDEX (operation) 177  
 UNS\_LOADQ\_DISP (operation) 177  
 UNS\_LOADQ\_INDEX (operation) 177  
 UNS\_LOADQ (operation) 31, 137, 177  
 UNS\_NEAR\_TEST (operation) 171  
 UNS\_NEAR (operation) 171  
 UNS\_RECIP\_SHIFT\_TEST (operation) 178  
 UNS\_RECIP\_SHIFT (operation) 178  
 UNS\_ROUND\_TEST (operation) 171  
 UNS\_ROUND (operation) 171  
 UNS\_SHIFT\_RIGHT\_TEST (operation) 179  
 UNS\_SHIFT\_RIGHT (operation) 179

UNS\_SUB\_CARRY\_TEST (operation) 172  
 user\_trap\_disable (field in StreamStatusWord) 12  
 user trap 12

## W

word 9, 10, 23, 24, 25, 30, 33, 36, 53, 55, 60, 62, 70, 81, 114, 121, 133, 134, 139, 144, 146, 148, 150, 155, 156, 157, 158, 162, 194, 195, 198, 199, 201, 203, 204, 205, 207, 208, 212, 213, 214, 222, 223, 224, 226, 231, 233

## Z

zero divide 46